# HP 12966A BUFFERED ASYNCHRONOUS DATA COMMUNICATIONS INTERFACE Installation and Reference Manual

Card Assembly: 12966-60001 Date Code: 2216



# PRINTING HISTORY

The Printing History below identifies the Edition of this Manual and any Updates that are included. Periodically, update packages are distributed which contain replacement pages to be merged into the manual, including an updated copy of this Printing History page. Also, the update may contain write-in instructions.

Each reprinting of this manual will incorporate all past updates; however, no new information will be added. Thus, the reprinted copy will be identical in content to prior printings of the same edition with its user-inserted update information. New editions of this manual will contain new information, as well as all updates.

To determine what manual edition and update is compatible with your current software revision code, refer to the appropriate Software Numbering Catalog, Software Product Catalog, or Diagnostic Configurator Manual.

First Edition	January	1979
Update 1	July	1982
Reprint (Update 1 incorporated)	July	1982

#### NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

This manual describes the Hewlett-Packard 12966A Buffered Asynchronous Data Communications Interface and provides installation instructions and programming information.

We assume that you are using this manual to code driver subroutines for this interface kit. You should know the following:

- RTE Assembler Language programming, especially I/O programming, including interrupt and direct memory access (DMA) or dual channel port controller (DCPC) operations. Refer to your RTE Assembler Reference Manual, for information.
- Computer data communications concepts.
- Your application, system organization, line protocol, and data communications equipment operation.

You will find useful information in the following publications:

- HP Data Communications Training Manual part no. 22999-90010. (This training manual presents the basic concepts of synchronous and asynchronous data communications.)
- HP Data Communications Modems Training Manual, part no. 22999-90013. (This training manual presents the concepts of data communications modems.)
- Data Sets 103A3, 103E, 103G, and 103H Interface Specification; Bell System Data Communications Technical Reference, publication no. 41102, October 1973. (This publication gives you information on the data set interface requirements.)
- Data Set 113A Interface Specification; Bell System Data Communications Technical Reference, publication no. 41104, August 1973. (This publication gives you information on the data set interface requirements.)
- Data Sets 202C and 202D Interface Specification; Bell System Data Communications Technical Reference, publication no. 41202, May 1964. (This publication gives you information on the data set interface requirements.)
- EIA Standard RS-232-C: Interface Between Data Terminal Equipment and Data Communications Equipment Employing Serial Binary Data Interchange August 1969. (This publication describes the function of the control and status lines used in data communications and line protocol.)
- Martin, James. Telecommunications and the Computer. Englewood Cliffs: Prentice-Hall, Inc., 1969. (This text gives a description of the world's telecommunications links and their uses for data transmission.)

• Martin, James. Teleprocessing Network Organization. Englewood Cliffs: Prentice-Hall, Inc., 1970. (This text explains the many types of devices and procedures for controlling and organizing the flow of data on telecommunications lines.)

This manual is arranged in five sections. Section I describes the features of the 12966A and its specifications. Section II presents an overview of the principles of operation. Section III provides driver programming information. Section IV contains installation and checkout instructions. Section V contains component location, block, schematic, and timing diagrams.

# **CONTENTS**

Section			Page
I	INTR	ODUCING THE HP 12966A	
•	1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7.	Features Kit Contents Standard Version Option 001 Option 002 Option 003 Option 004 Option 005	1-1 1-2 1-2 1-2 1-2 1-2 1-2
	1-9.	System Configuration	1-2
	1-10.	Specifications	1-3
II	PRIN	CIPLES OF OPERATION	
	2-1. 2-2. 2-3. 2-4. 2-5.	Transmit Mode Receive Mode CPU — Device Interface Description CPU Interface Device Interface	2-2 2-2 2-4 2-4 2-4
III	PROG	RAMMING	
	3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8. 3-9. 3-10. 3-11. 3-12. 3-13. 3-14. 3-15. 3-16. 3-17. 3-18. 3-19. 3-20.	Software Interface Characteristics  Word Formats  CPU Output Word Format  Transmit Data Word (Word 0)  Enable Device Status Interrupt Word (Word 1).  Device Status Reference Word (Word 2)  Character Frame Control Word (Word 3)  Interface Control Word (Word 4)  Interrupt Status Reset Word (Word 5)  Special Character Word (Word 6)  CPU Input Word Format  Received Data Word (Control Set)  Status Word (Control Clear)  Effects of I/O Instructions  Master Reset  Set Control (STC) Instruction  Clear Control (CLC) Instruction  Output A (OTA) Instruction  Load Into A (LIA) Instruction  Sample Program	3-1 3-2 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-13 3-13
IV	INSTA	ALLATION AND SERVICING	
	4-1. 4-2. 4-3.	Unpacking and Inspection	4-1 4-1 4-1

# **CONTENTS** (continued)

Section			Page
	4-4. 4-5. 4-6. 4-7. 4-8.	Installation	4-1 4-1 4-2 4-3 4-3
	4-9.	Servicing	4-3
V	DIAG	RAMS	
	5-1.	Introduction	5-1
VI	REPL	ACEABLE PARTS	
	6-1.	Introduction	6-1
	6-2.	Replaceable Parts	6-1
	6-3.	Ordering Information	6-1
VII	INDE	XX	

# **ILLUSTRATIONS**

Title	Page
System Configuration Block Diagram	1-3
Data Transfer and Control Words	2-1
Transmit Mode Data Transfer	2-3
Receive Mode Data Transfer	2-3
Sample Program Flowchart	3-14
Sample Program Listing	3-17
Baud Rate Jumper Instructions	4-2
HP 12966A Buffered Asynchronous Data Communications	
Interface Assembly Diagram	5-2
HP 12966A Buffered Asynchronous Data Communications	
Interface Block Diagram	5-3
HP 12966A Buffered Asynchronous Data Communications	
Interface Schematic Diagram	5-5
HP 12966A Buffered Asynchronous Data Communications	
Interface Timing Diagram	5-11

# **TABLES**

Title	Page
Specifications	1-3
Transmit Data Word (Word 0)	3-2
Enable Device Status Interrupt Word (Word 1)	3-2
Device Status Reference Word (Word 2)	3-4
Character Frame Control Word (Word 3)	3-5
Interface Control Word (Word 4)	3-6
Interrupt Status Reset Word (Word 5)	3-7
Special Character Word (Word 6)	3-8
Receive Data Word	3-9
Status Word	3-10
Jumper Connections for Baud Transfer Rates	4-2
Interface Cable (HP 2600 and HP 2615 Terminals), part no.	
12966-60004, Wire List	4-4
Interface Cable (HP 264X Terminal), part no. 12966-60008,	
Wire List	4-5
Interface Cable (Modem), part no. 12966-60006, Wire List	4-6
Interface Cable (HP 2749B Teleprinter), part no. 12966-60007,	
Wire List	4-7
Interface Cable (HP 2621 Terminal), part no. 12966-60010,	
Wire List	4-8
Interface Cable (HP 7221A Plotter), part no. 12966-60011,	
Wire List	4-9
Interface Cable (HP 264X Terminal to HP 7221A Plotter),	
part no. 12966-60012, Wire List	4-10
Replaceable Parts	6-2

# **INTRODUCING THE HP 12966A**

SECTION

The HP 12966A Buffered Asynchronous Data Communications Interface is a hardware interface kit that provides half-duplex, asynchronous bit-serial data transfer between the CPU (HP 2116, HP 2100, or HP 1000 Computers) and asynchronous data sets or terminals which comply with Electronic Industries Association Standard RS-232-C.

You can program the interface kit to transfer data under direct memory access (this is called "dual channel port controller" in the HP 1000 Computers), interrupt, or skip-on-flag program control.

Note: The term "direct memory access" or "DMA" is used throughout this manual and includes the dual channel port controller (DCPC).

The interface kit operates in either character mode or buffer (page) mode. During receive operations (that is, data being sent from a device to the interface) the interface can operate in either mode. In character mode, the interface will interrupt or skip-on-flag every time that a character is received from the device. In buffer mode, the interface will accept up to 128 characters from a device and cause an interrupt or skip-on-flag condition depending upon the status of the buffer (empty, half-full, or full).

During transmit operations (that is, data being sent from the CPU to the interface) the interface operates in buffered mode. Up to 128 characters are received from the CPU and sent to the device at the programmed baud rate. Buffer status is indicated by an interrupt or skip-on-flag condition at buffer half-full, full, and empty. A detailed discussion of interface operation is presented in section II.

The interface provides parity (if selected), start, and stop bits to each character sent to the device. When data is received from the device, the interface strips these bits from each character so that only the character bits are sent to the CPU.

#### 1-1. FEATURES

The features of the interface include:

- You can select one of 16 baud rates (from 50 to 9600 baud, including an externally-supplied ×16 clock), either through your program or by hardwiring jumpers in the cable connector.
- You can select character length (5 to 8 bits) and number of stop bits (1 or 2) through your program. (When a 5-bit character length is selected, the number of stop bits that you can select is either 1 or  $1\frac{1}{2}$ .)
- You can select parity (on/off) and parity sense (odd/even) through your program.
- 128 × 8-bit character buffering which allows the CPU to transfer data to/from the HP 12966A at a faster rate than the transfer rate between the HP 12966A and the I/O device.
- You can program the HP 12966A to recognize up to 256 different characters through program control of a 256 special character memory (RAM).
- Interrupt flags you can test for, indicating when the buffer is full, half-full, and empty, buffer overrun, break, and when a special character (that you have designated) has been received.
- Continuous monitoring of RS-232-C input lines to allow you to program the HP 12966A to interrupt when any of the lines that you select change state.
- A counter to indicate the number of characters in the buffer, which can be accessed through your program.

## 1-2. KIT CONTENTS

#### 1-3. Standard Version

The standard interface kit provides connection to an HP 2600 or HP 2615 Terminal and contains the following items:

- a. Buffered Asynchronous Data Set Printed Circuit Assembly (PCA), part no. 12966-60001.
- b. Interconnecting Cable Assembly, 50 feet, part no. 12966-60004.
- c. Test Connector, part no. 12966-60003.
- d. This Reference Manual, part no. 12966-90001.

# 1-4. Option 001 (Direct Cable to HP 2640 Series Terminals)

Option 001 replaces the standard cable assembly with Interconnecting Cable Assembly, 50 feet, part no. 12966-60008. This cable interfaces the HP 264X Terminal.

# 1-5. Option 002 (Modem Cable)

Option 002 replaces the standard cable assembly with Interconnecting Cable Assembly, 50 feet, part no. 12966-60006. This cable interfaces the 103 and 202 Data Sets.

# 1-6. Option 003 (Direct Cable to HP 2749B)

Option 003 replaces the standard cable assembly with Interconnecting Cable Assembly, 25 feet, part no. 12966-60007. This cable interfaces the HP 2749B Teleprinter.

#### 1-7. Option 004 (Direct Cable to HP 7221A and HP 264X)

Option 004 replaces the standard cable assembly with two interconnecting cable assemblies. One cable assembly, 50 feet, part no. 12966-60011. This cable interfaces the HP 7221A to the 12966A. The second cable assembly, 5 feet, part no. 12966-60012. This cable interconnects the plotter and a HP 264X Terminal.

#### 1-8. Option 005 (Direct Cable to HP 2621)

Option 005 replaces the standard cable assembly with interconnecting cable assembly, 50 feet, part no. 12966-60010. This cable interfaces the HP 2621 Terminal.

## 1-9. SYSTEM CONFIGURATION

The interface printed circuit assembly (PCA) occupies one I/O slot and uses one I/O select code. An interface PCA is required for each communication channel. Two typical configurations are shown in figure 1-1. Connection to the computer is via the standard I/O bus. The interface PCA is driven by your coded software program which uses five control words and one data word to transfer infromation from the CPU to the interface PCA. Information transfer from the interface PCA to your program is achieved with one status word and one data word. The interface PCA is byte oriented, inputting or outputting one byte of data per I/O transfer (LIA/B, OTA/B instructions).

# 1-10. SPECIFICATIONS

Specifications for the 12966A are given in table 1-1.




Figure 1-1. System Configurations Block Diagram

Table 1-1. Specifications

CHARACTERISTICS	ACTERISTICS SPECIFICATIONS				
Function:	Asynchronous device operating in half duplex mode that converts parallel data to serial data for transmission and converts received serial data to parallel data.				
Compatibility:	Standard Kit: Used with HP 2600 or HP 2615 Terminals.				
	Option 001: Used with HP 264X Terminals.				
	Option 002:  Used with HP currently-supported Bell Telephone System 103 and 202 type data sets.				

Table 1-1. Specifications (Continued)

CHARACTERISTICS	SPECIFICATIONS					
	Option 003: Used with HP 2749B Teleprinter.					
	Option 004: Used with HP 7221 Plotter and HP 264X Terminal.					
	Option 005: Used with HP 2621 Terminals.					
Interface Requirements:	Conforms to Electronic Industries Association Standard RS-232-C.					
Data Transfer Rate to/from Data Set Modem:	Adjustable with program selection or hardware jumpers to discrete rates between 50 and 9600 baud. The rates are:					
	50     134.5     600     1800     4800       75     150     900     2400     7200       110     300     1200     3600     9600					
	An external X16 clock line can also be selected by your program or by hardware jumpers.					
Character Size: (Input/Output of Computer)	Adjustable with program selection from five to eight bits.					
Stop Bits:  Adjustable with program selection to either 1 or 2 (when six, set or eight character bits are selected).						
	When five character bits are selected, the number of selectable stop bits is either 1 or $1\frac{1}{2}$ .					
Parity:	Programmable selection of parity (on/off) and parity sense (odd/even).					
Character Buffering:	128 $ imes$ 8-bit buffer.					
Special Characters:	256 special character memory. (You define the special characters by your program.)					
Interrupt Flags:	Flag indication when:  Buffer is full.  Buffer is half full.  Buffer is empty.  Special character is received.  Buffer Overrun/Parity Error.  Break condition occurs.  Device status line (CB, CC, CE, CF, SBB, or SCF) has changed					
	state, if enabled by your program.					
Power Consumption from Computer	4050					
+5-volt supply:	1.95A nominal, 3A maximum					
+12-volt supply:	18 mA nominal 66 mA nominal, 100 mA maximum					
-2-volt supply: -12-volt supply:	59 mA nominal					

# PRINCIPLES OF OPERATION

SECTION

II

This section gives an overview of the principles of operation of the interface. The HP 12966A operates in either of two selectable modes; transmit or receive. Figure 2-1 shows the nine words used to transfer data and control the HP 12966A. These words are described in detail in section III, Programming.




Figure 2-1. Data Transfer and Control Words

#### 2-1. TRANSMIT MODE

The transmit mode is defined as the direction of data transfer from the CPU to a terminal, either directly or through a modem. All data to be transmitted originates in the CPU. (You should refer to figure 2-2 while reading the discussion of the transmit mode.)

Prior to transferring data to the interface PCA for transmission, you must configure the PCA for the correct character size, parity, stop bits, and baud rate. Control Words 3 and 4, which are described in section III, configure the PCA. Once the PCA has been correctly configured, data transfer can be initiated.

Data transfer between the CPU and the interface PCA occurs in the form of 8-bit parallel bytes. No unpacking by the PCA is provided, that is, data cannot be sent to the PCA in the form of two data bytes in a 16-bit word because the PCA has no provisions for separating the two bytes. Therefore, data must be transferred in the Word 0 format described in section III.

The data transfer may occur under program control (either interrupt or skip-on-flag) or direct memory access control. Each data byte from the CPU is entered into a 128 × 8-bit First-In-First-Out (FIFO) buffer memory on the PCA. Consequently it is possible to accept up to 128 data bytes from the CPU, regardless of the transmission baud rate. The output of the FIFO buffer is applied to a Universal Asynchronous Receiver/Transmitter (UART) which converts the parallel data into a serial word that contains the data along with start, parity, and stop bits. When parity is enabled, the UART automatically computes the parity of the specified sense (either odd or even) and adds it to the serial data transmission. As each data byte is transmitted, the next data byte is read out of the FIFO buffer and transmitted until the buffer is empty. The UART controls the baud rate which is selected by Control Word 4 when the PCA is configured. The Buffer Empty Status Flag is set after the last data byte in the buffer has been transmitted.

When transmitting data bytes from the CPU to the interface PCA, you do not have to issue STC and CLF instructions with each data byte transfer. The interface PCA sets the Buffer Half-Full Status Flag when 64 data bytes have been received from the CPU. Only one STC,C instruction is required to allow the flag to be set when the buffer is half-full. The flag will be set again when the buffer is full (128 bytes), provided that another STC,C instruction is issued and the Buffer Half-Full Status Flag is cleared. If a block of 128, or less, data bytes is transferred, the STC,C instruction may be issued after the data transfer to permit the Buffer Empty Status Flag to set when the buffer has been emptied.

#### 2-2. RECEIVE MODE

The receive mode (see figure 2-3) is defined as the data transfer from a terminal, or modem, to the CPU. As in the transmit mode, you must configure the interface PCA for the correct character size, parity, stop bits, and baud rate. Control Words 3 and 4, which are described in section III, configure the PCA. Once the PCA is configured, data transfer can be initiated. The PCA does not need to be reconfigured each time the operating mode is changed if the character size, parity, stop bits, and baud rate are the same for both receive and transmit modes.

Data transfer between the PCA and the CPU occurs in the form of 8-bit parallel bytes. No packing by the PCA is provided, that is, data cannot be sent to the CPU in the form of two data bytes in a 16-bit word because the PCA has no provisions for combining the two 8-bit bytes. Therefore, data is transferred in the Received Data Word format described in section III.

The data transfer may be accomplished under either program control (interrupt or skip-on-flag) or direct memory access control. The serial data received by the PCA from the terminal, or modem, is transformed into a parallel byte by the receiving portion of the UART. If parity check is enabled, the UART calculates




Figure 2-2. Transmit Mode Data Transfer




Figure 2-3. Receive Mode Data Transfer

the correct parity and compares it with the parity bit in the received character bit stream. If the calculated parity bit does not correlate with the received parity bit, a parity error is generated. Parity is stripped from the data byte and therefore is not available to the program. In addition to parity, the UART also tests for stop bits. The absence of stop bits and all zero data will result in a break condition.

After parity and stop tests, the parallel data byte from the UART is applied to the Special Character random access memory (RAM) to determine whether or not the received data byte is one you have designated as a Special Character. If it is, the Special Character Status Flag will be set.

The data byte is transferred to the FIFO buffer for temporary storage until input to the CPU is executed. When the buffer is half-full, and full, the corresponding Status Flag is set. The CPU reads a data byte out of the FIFO buffer each time an LIA/B instruction is executed with the Control FF set. It is not necessary to issue STC and CLF instructions for each transfer of a data byte. Each successive LIA/B instruction reads the next data byte in the buffer until the buffer is empty. After the last data byte is read from the FIFO buffer, the Buffer Empty Status Flag will be set.

#### 2-3. CPU-DEVICE INTERFACE DESCRIPTION

### 2-4. CPU Interface

The HP 12966A interfaces with the CPU via the I/O bus. You use standard I/O instructions to transfer information and control the interrupt protocol. Specific effects of each I/O instruction are discussed in section III, Programming.

Information transferred between the CPU and the buffered asynchronous data communications interface is:

- a. Commands and Transmit Data from the CPU to the interface.
- b. Status and Receive Data from the interface to the CPU.

Commands, transmit data, and receive data may be transferred under direct program control or direct memory access control. Status may be transferred under direct program control only. It is received with every LIA/B instruction whenever the Control FF is clear.

#### 2-5. Device Interface

The HP 12966A-to-device interface consists of two data transfer lines, four modem/terminal control lines, and six modem/terminal status lines.

The two data transfer lines are:

- a. Transmitted Data (BA)
- b. Received Data (BB)

The four modem/terminal control lines are:

- a. Request to Send (CA)
- b. Data Terminal Ready (CD)

- c. Secondary Data (SBA)
- d. Secondary Request to Send (SCA)

These lines, further defined in RS-232-C, are under program control. Only three of the four are used at any one time (CA, CD, and SBA or SCA), as dictated by hardware jumpers on the cable connector. (Refer to tables 4-2 through 4-8.)

The six modem/terminal status lines are:

- a. Clear to Send (CB)
- b. Data Set Ready (CC)
- c. Ring Indication (CE)
- d. Received Line Signal Detector (CF)
- e. Secondary Line Signal Detector (SCF)
- f. Secondary Received Data (SBB)

Five of the six status lines (CB, CC, CE, CF, and either SCF or SBB) from the modem/terminal are forwarded to your program in the Status Word. Also, the HP 12966A monitors these status lines to generate an interrupt if a change occurs. This interrupt capability is controlled by two commands (Control Words 1 and 2, which are defined in section III) which enable or disable interrupts from each status line, and which define what line sense should cause an interrupt to occur.

# **PROGRAMMING**

SECTION

This section provides you with the information necessary to code your driver program. Software interface characteristics are discussed first, followed by an explanation of various words used to control the PCA. A sample program flowchart and listing are given at the end of the section.

# 3-1. SOFTWARE INTERFACE CHARACTERISTICS

The HP 12966A Buffered Asynchronous Data Communications Interface follows the standard software protocol with a few exceptions:

- a. STC,C is not required to initiate a character transfer.
- b. STC is required to enable status interrupts (buffer full, buffer empty, etc.).
- c. The Status Flags are always set for the following conditions when under direct memory access or program control:

DIRECT MEMORY	ACCESS CONTROL	PROGRAM CONTROL			
TRANSMIT MODE RECEIVE MODE		TRANSMIT MODE	RECEIVE MODE		
Device Status Line Change	Device Status Line Change	Device Status Line Change	Device Status Line Change		
	Break	Buffer Empty	Break		
	Buffer Overrun	Buffer Half-Full	Buffer Overrun		
	Parity Error	Buffer Full	Parity Error		
	Special Character		Special Character		
			Buffer Empty		
			Buffer Half-Full		
			Buffer Full		

- d. The Flag is not set on completion of a character output to the device or Input from the device.
- e. When operating under direct memory access control, a Service Request (SRQ) is generated whenever a data character is ready for input or output, providing that an interrupt condition listed in "c" above is not pending. The Flag and SRQ functions are separated to permit interrupts to pass through during a direct memory access data transfer.

f. The interface is controlled with six output words and two input words.

#### 3-2. WORD FORMATS

## 3-3. CPU Output Word Format

Information transfer from the CPU to the HP 12966A is implemented by six different words (five command words and one data word) in the following general format. The "information" and "not used" field lengths vary, depending upon the word type.

MAST WORD I.D. NOT USED	INFORMATION

Bit 15 in all information transfers from the CPU to the HP 12966A is designated the Master Reset bit. This means that any OTA/B instructions to the interface with a "1" in bit 15 will result in a Master Reset which is described in detail later in this section. The Master Reset function is executed first, followed by transfer of the information part of the word (bits 0—8) to the designated destination. If, for example, word 4 is transferred to the interface with bit 15 a "1", the interface is reset first, then the baud rate, modem control bits, etc, are shifted into the correct registers. The Master Reset function is not recommended when coding the Transmit Data Word (Word 0).

Each command and data word is discussed in the following paragraphs.

#### 3-4. Transmit Data Word (Word 0)

Word 0 is used to transfer one data byte from the CPU to the interface for transmission to the modem or terminal. The format of Word 0 is as follows:

15	14		12	11	8	7		0
MAST RST	0	0	0		NOT USED		DATA OUT	

## Transmit Data Word (Word 0)

ВІТ	DESIGNATION	DESCRIPTION			
0 - 7	Data Byte	Data byte to be transmitted to modem or terminal.			
12 - 14	2 - 14 Word Type All three bits are "0"s to designate the Transmit Dat				
15	Master Reset	"0" = do not execute a master reset.			
		"1" = execute a master reset.			
		Note: Using Master Reset in Word 0 is not recommended; therefore, code "0" for bit 15.			

# 3-5. Enable Device Status Interrupt Word (Word 1)

Word 1 enables, or disables, the interface to generate an interrupt whenever a device status line changes to a signal state different from that referenced in the Device Status Reference Word (Word 2). The format of Word 1 is as follows:

15	14		12	11		6	5	4	3	2	1	0
MAST RST	0	0	1		NOT USED		EN CHAR MODE	EN CB	EN CC	EN CE	EN CF	EN SBB/ SCF

# Enable Device Status Interrupt Word (Word 1)

ВІТ	DESIGNATION	DESCRIPTION
0	Enable SBB/SCF	"0" = do not generate an interrupt if the Secondary Receive Data line or the Secondary Received Line Signal Detector line changes state.
	=	"1" = generate an interrupt if the Secondary Receive Data line or the Secondary Received Line Signal Detector line changes state.
1	Enable CF	"0" = do not generate an interrupt if the Receive Line Signal Detector line changes state.
		"1" = generate an interrupt if the Receive Line Signal Detector line changes state.
2	Enable CE	"0" = do not generate an interrupt if the Ring Indicator line changes state.
		"1" = generate an interrupt if the Ring Indicator line changes state.
3	Enable CC	"0" = do not generate an interrupt if the Data Set Ready line changes state.
		"1" = generate an interrupt if the Data Set Ready line changes state.
4	Enable CB	"0" = do not generate an interrupt if the Clear to Send line changes state.
		"1" = generate an interrupt if the Clear to Send line changes state.
5	Enable Character Mode	"0" = do not operate in character mode. The Flag will be set only when the buffer is half-full, buffer is full, or special character.
		"1" = operate in character mode. The Flag will be set whenever a valid character is present at the output of the buffer in receive mode.
12 - 14	Word Type	Bits are set to an octal "1" to designate the Enable Device Status Interrupt Word (Word 1).
15	Master Reset	"0" = do not execute a master reset.
		"1" = execute a master reset.

# 3-6. Device Status Reference Word (Word 2)

Word 2 sets up the reference state to which the corresponding device status input lines are compared. If any of the status lines differ from the reference and it has been enabled by the Enable Device Status Interrupt Word (Word 1), an interrupt is generated. The format of Word 2 is as follows:

15	14		12	11	6	5	4	3	2	1	0
MAST RST	0	1	0		NOT USED	DIAG	REF CB	REF CC	REF CE	REF CF	REF SBB/ SCF

# Device Status Reference Word (Word 2)

віт	DESIGNATION	DESCRIPTION
0	Reference SBB/SCF	SBB (Secondary Received Data):
		"0" = binary "0" data.
		"1" = binary "1" data.
		SCF (Secondary Received Line Signal Detector):
		"0" = ON
		"1" = OFF.
1	Reference CF	"0" = Received Line Signal Detector ON.
		"1" = Received Line Signal Detector OFF.
2	Reference CE	"0" = Ring Indicator ON.
		"1" = Ring Indicator OFF.
3	Reference CC	"0" = Data Set Ready ON.
		"1" = Data Set Ready OFF.
4	Reference CB	"0" = Clear to Send ON.
		"1" = Clear to Send OFF.
5	Diagnostic	This bit is available at the interface connector for diagnostic test purposes.
12 - 14	Word Type	Bits are set to an octal "2" to designate the Device Status Reference Word (Word 2).
15	Master Reset	"0" = do not execute a master reset.
		"1" = execute a master reset.

# 3-7. Character Frame Control Word (Word 3)

Word 3, except for the ECHO bit, controls the operation of the Universal Asynchronoùs Receiver/Transmitter (UART) by specifying the character size, number of stop bits, and parity. The ECHO bit enables the echo function when the interface is in the receive mode. The format of Word 3 is as follows:

15	14		12	11	6	5	4	3	2	1	0
MAST RST	0	1	1		NOT USED	2 ST B 1	ON ECHO OFF	ON PAR OFF	EVEN PAR ODD	CHAR SIZE	

# **Character Frame Control Word (Word 3)**

ВІТ	DESIGNATION	DESCRIPTION							
0-1	Character Size	Bit Field Number of Bits/Character							
		1 0 (Not Including Parity)							
		0 0 5							
		0 1 6							
		1 0 7							
		1 1 8							
2	Parity Odd/Even	"0" = odd parity.							
		"1" = even parity.							
3	Parity On/Off	"0" = parity generator/checker is OFF.							
		"1" = parity generator/checker is OFF. "1" = parity generator/checker is ON.							
4	Echo On/Off	"0" = echo is OFF							
		"1" = echo is ON.							
5	Number of Stop Bits	"0" = one stop bit.							
		"1" = two stop bits.							
		(One and one-half stop bits when 5 character bits are selected.)							
12 - 14	Word Type	Bits are set to an octal "3" to designate Character Frame Control							
		Word (Word 3).							
15	Master Reset	"0" = do not execute a master reset.							
		"1" = execute a master reset.							

# 3-8. Interface Control Word (Word 4)

Word 4 controls the RS-232-C output control lines, defines the baud rate, identifies the upcoming DMA transfer, and places the interface in either transmit or receive mode. The format of Word 4 is as follows:

15	14		12	11	9	8	7	6	5	4	3	0
MAST RST	1	0	0	NO	T USED	XMIT RCV	ON CA OFF	ON CD OFF	SBA/ SCA	ON DMA OFF		BAUD RATE

# Interface Control Word (Word 4)

ВІТ	DESIGNATION	DESCRIPTION
0 - 3	Baud Rate	Bit Field
		3 2 1 0 Baud Rate
		0 0 0 0 External Clock (X16)
		0 0 0 1 50
		0 0 1 0 75
		0 0 1 1 110
		0 1 0 0 134.5
		0 1 0 1 150
		0 1 1 0 300
		0 1 1 1 600
		1 0 0 0 900
		1 0 0 1 1200
		1 0 1 0 1800
		1 0 1 1 2400
		1 1 0 0 3600 1 1 0 1 4800
		1 1 0 1 4800 1 1 1 0 7200
		1 1 1 1 9600
4	DMA (Direct Memory	"0" = program control data transfer.
4	Access)	"1" = DMA control data transfer.
5	SBA/SCA	SBA (Secondary Transmit Data):
		''0'' = binary ''0'' data.
		"1" = binary "1" data.
		SCA (Secondary Request to Send):
		"0" = OFF.
		"1" = ON.
6	CD	"0" = Data Terminal Ready OFF.
		"1" = Data Terminal Ready ON.
_		
7	CA	"0" = Request to Send OFF.
		"1" = Request to Send ON.
8	Transmit/Receive	"0" = receive mode.
		"1" = transmit mode.
12 - 14	Word Type	Bits are set to an octal "4" to designate the Interface Control Word (Word 4).
15	Master Reset	"0" = do not execute master reset.
		"1" = execute master reset.
1		

12966A Programming

# 3-9. Interrupt Status Reset Word (Word 5)

Word 5 permits the software driver to individually clear the source(s) of an interrupt. Once a condition on the interface results in an interrupt, the interrupt will remain until it is cleared by a specific bit in Word 5, even if the causal condition may no longer be present. The format of Word 5 is as follows:

15	14		12	11	6	5	4	3	2	1	0
MAST RST	1	0	1		NOT USED	CLR SPEC CHAR	CLR BUFF HALF	CLR BUFF FULL	CLR BUFF EMPY	CLR BRK	CLR OVR PE

# Interrupt Status Reset Word (Word 5)

ВІТ	DESIGNATION	DESCRIPTION
0	Clear Overrun/Parity Error Status Flag	"0" = do not clear the flag. "1" = clear the flag.
1	Clear Break Status Flag	"0" = do not clear the flag. "1" = clear the flag.
2	Clear Buffer Empty Status Flag	"0" = do not clear the flag. "1" = clear the flag.
3	Clear Buffer Full Status Flag	"0" = do not clear the flag. "1" = clear the flag.
4	Clear Buffer Half-Full Status Flag	"0" = do not clear the flag. "1" = clear the flag.
5	Clear Special Character Status Flag	"0" = do not clear the flag. "1" = clear the flag.
12 - 14	Word Type	Bits are set to octal "5" to specify the Interrupt Status Reset Word (Word 5).
15	Master Reset	"0" = do not execute master reset. "1" = execute master reset.

# 3-10. Special Character Word (Word 6)

Word 6 adds or removes the designated character from the special character list. If a designated special character is received while the interface is in the receive mode, an interrupt is generated. The card must be in Transmit Mode to alter the contents of the Special Character RAM.

Note: Every character must be either cleared or identified as a special character at interface initialization.

The format of Word 6 is as follows:

15	. 14		12	11	9	8		0
MAS RS1		1	0	N	NOT USED	SP CH DATA	SPECIAL CHARACTER	

# Special Character Word (Word 6)

BIT	DESIGNATION	DESCRIPTION
0 - 7	Special Character	This is the character which is to be added, or removed, from the special character list.
8	Special Character Data	"0" = the character in bits 0 thru 7 is not a special character; remove from list.
		"1" = the character in bits 0 thru 7 is a special character; add to list.
12 - 14	Word Type	Bits are set to an octal "6" to specify the Special Character Word (Word 6).
15	Master Reset	"0" = do not execute master reset. "1" = execute master reset.

# 3-11. CPU Input Word Format

Information transfer from the interface to the CPU is implemented with two words. The Received Data Word is available whenever the Control FF is set, and the Status Word is available whenever the Control FF is clear. The interface formats these two words, and the formats are described below.

12966A Programming

# 3-12. Received Data Word (Control Set)

The Received Data Word is available to the CPU when the Control FF is set. This word contains a character/data byte (up to 8 bits), a special character mark bit, a valid data bit, and a 6-bit binary character count indicating the number of data bytes currently in the buffer.

15	14	13	8	<b>;</b>	7	0	)
VLID DATA	SPEC CHAR MARK		CHAR COUNT IN BUFFER			DATA INPUT	

## Received Data Word

віт	DESIGNATION	DESCRIPTION					
0 - 7	Received Data	Up to 8-bit data byte received from the modem or terminal.					
8 - 13	Character Count	The character count indicates the number of characters in the buffer, including the character in bits 0 thru 7 of this word. The meanings of the various counts are shown below:					
ļ		Count Meaning					
	•	Empty or Half-Full or Full					
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$					
14	Special Character Marker	"0" = the character/data byte in bits 0 thru 7 is not a special character.					
		"1" = the character/data byte in bits 0 thru 7 is a special character.					
15	Valid Data Marker	"O" = the character/data byte in bits 0 thru 7 is not a valid character/data byte.					
		"1" = the character/data byte in bits 0 thru 7 is a valid character/data byte.					

# 3-13. Status Word (Control Clear)

The Status Word is input when the Control FF is clear. This word contains the real-time modem/terminal status lines which do not have to be cleared. In addition to the status lines, the word contains flags which identify the cause of the interrupt. These flags must be cleared since they may not represent current status. The format of the Status Word is described below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEV INT	SPEC CHA	NOT USED	R SPAR	TEST	NOT USED	BUFF HALF FULL	BUFF FULL	BUFF EMPY	BRK	OVR/ PAR ERR	СВ	сс	CE	CF	SBB/ SCF

# **Status Word**

ВІТ	DESIGNATION	DESCRIPTION					
0	SBB/SCF	SBB (Secondary Received Data):					
		"0" = binary "0" data.					
		"1" = binary "1" data.					
		SCF (Secondary Received Line Signal Detector):					
		"0" = OFF.					
		"1" = ON.					
1	CF	"0" = Received Line Signal Detector OFF.					
		"1" = Received Line Signal Detector ON.					
2	CE	"0" = Ring Indicator OFF.					
		"1" = Ring Indicator ON.					
3	СС	"0" = Data Set Ready OFF.					
		"1" = Data Set Ready ON.					
4	СВ	"0" = Clear to Send OFF.					
		"1" = Clear to Send ON.					
5	Overrun or Parity Error	"0" = no parity error or data buffer overrun.					
i		"1" = parity error or data buffer overrun.					
6	Break	"0" = no break conditions present.					
,		"1" = break condition has been detected and has been terminated.					
7	Buffer Empty	"0" = buffer is not empty.					
		"1" = buffer is empty.					

12966A Programming

# Status Word (Continued)

ВІТ	DESIGNATION	DESCRIPTION
8	Buffer Full	"0" = buffer is not full.
		"1" = buffer is full.
9	Buffer Half-Full	"0" = buffer is not half-full.
		"1" = buffer is half-full. This flag is set only as the buffer is filling up and reaches (and exceeds) half-full status. The flag is not set as the buffer reaches (and drops below) half-full status as it is being emptied.
11	Test	This bit represents the unprocessed received serial data line (BB), and is used for diagnostic purposes.
12	Spare Receiver Input	This bit is the output of a spare RS-232-C line receiver which is available through the device interface connector (P1-U of the interface cable).
14	Special Character	"0" = no special character has been received.
		"1" = a special character has been received.
15	Device Interrupt	"0" = no device status line interrupt.
		"1" = a device status line (CB, CC, CE, CF, and SBB/SCF in bit field 0 thru 4 of this word) that has been enabled, has changed and is causing an interrupt.

# 3-14. EFFECTS OF I/O INSTRUCTIONS

# 3-15. Master Reset

Master Reset is generated as a result of various I/O instructions or functions:

- a. At power ON, or a front panel PRESET.
- b. Issuing a CLC 0 instruction.
- c. Bit 15 being a "1" in any of the information words transferred from the CPU to the interface (Word 0 through Word 6, which are described earlier in this section).

Master Reset places the interface in a known operating state as follows:

- a. Receive operating mode.
- b. Echo: OFF.

Programming 12966A

- c. DMA: OFF.
- d. Request to Send (CA): OFF
- e. Data Terminal Ready (CD): OFF
- f. Clears all data in the FIFO buffer.
- g. Clears the Universal Asynchronous Receiver/Transmitter (UART); aborts transmission of any character immediately.
- h. Clears the character counter.
- i. Clears Service Request (SRQ).
- j. Clears Control FF.
- k. Sets Flag.
- l. Sets Lockout (inhibits any conditions on the interface to generate an interrupt).
- m. Clears the Device Status Interrupt Enable register thereby inhibiting any interrupt as a result of modem/terminal status change.
- n. Special character list is *not* altered.
- o. The following status flags are *not* affected: buffer empty, buffer half-full, buffer full, buffer overrun, special character, break, and parity error.
- p. The character size, number of stop bits, parity, and parity sense are not altered.
- q. The baud rate is *not* affected.
- r. Clears out character mode enable for "Data Request Flag" which puts the interface back in buffered mode.
- s. Clears the device reference register.

#### 3-16. Set Control (STC) Instruction

STC enables interrupts from the interface, as with other 2100 Series Computer interfaces. But it also has two other important effects.

First, STC must be issued after the end of the service routine for each interface request (data or status), whether or not interrupts are being used. This is because of the interrupt interlock used by the interface to prevent interrupts occurring within interrupts (i.e., nested interrupts). In effect, the STC at the end of the service routine informs the interface that the current request has been serviced and that the program is ready to accept another request from the interface. Until the STC occurs, the interface will *not* be able to set its Flag to request further service.

If it is necessary to operate the interface in an interrupt environment, but not using the interrupt method for servicing the interface (i.e., interrupt system is on, but the interface is using "skip-on-flag" method of servicing), "false" interrupts can be prevented by following the STC immediately with the Clear Control (CLC) instruction.

12966A Programming

Secondly, the STC is issued prior to requesting Received Data words. The Control FF must be set in order to input the data words.

### 3-17. Clear Control (CLC) Instruction

The CLC instruction is used to disable interrupts from the interface, as with other 2100 Series Computer interfaces. But it also affects the operation of the input word selector in the opposite manner as does the STC instruction. The Control FF must be clear in order to input the Status word.

Note: Because of the interrupt interlock on the interface, it is not necessary to "clear control" following an interrupt; once an interrupt has occurred, no more interrupts can occur until an STC is issued. However, the CLC may be used for conformance with standard programming technique with no adverse effects.

## 3-18. Output A(OTA) Instruction

The OTA instruction is used to transfer information (CPU output Words 0 through 6) from the CPU to the interface. Word outputs with bit 15 set to a "1" are interpreted as Master Reset by the interface.

## 3-19. Load Into A (LIA) Instruction

The LIA instruction is used to transfer information (the Received Data and Status Words) from the interface to the CPU. Because the interface uses two types of input information (received data and status), the program and the interface must be able to know which type is to be supplied for any particular transfer. The selection is controlled by the program through the STC and CLC instruction.

# 3-20. SAMPLE PROGRAM

The sample program (see figures 3-1 and 3-2) demonstrates basic programming techniques for using the HP 12966A Buffered Asynchronous Data Communications Interface. This program can be used by the user as a test program to get started before writing his own program.

The user enters 64 characters from a remote terminal (an HP 2640A, or equivalent). These 64 characters are loaded into the FIFO buffer of the interface. When the Buffer Half-Full Status Flag is set, the data is transferred to a CPU buffer. The interface is then placed in the transmit mode, and the 64 characters are loaded back into the FIFO buffer from the CPU buffer. After the data is transferred, the interface transmits the characters in the FIFO buffer to the terminal.

Data transfer to/from the terminal is at 1200 Baud, one stop bit, eight-bit ASCII, no parity, and Echo is on. The program assumes that the interface PCA is in select code 12<sub>8</sub>; however, this can be changed easily in the program to fit the user's equipment configuration.

Note: To run the sample program of figure 3-2 it may be necessary to change the switch on your Data Communications PCA. All switches on the 02640-60089 or 02640-60143 should be set to OPEN except for A9, A10, and A11 on switch block S4 these should be CLOSED.




Figure 3-1. Sample Program Flowchart (Sheet 1 of 3)




Figure 3-1. Sample Program Flowchart (Sheet 2 of 3)




Figure 3-1. Sample Program Flowchart (Sheet 3 of 3)

```
0001
      ASMB, A, B, L, T
0002
             ORG 100B
6003
0004
      ****12966 SAMPLE PROGRAM***************
6005
      *THE PROGRAM BEGINS BY CLEARING ALL ADDRESSES OF THE
      *SPECIAL CHARACTER RAM TO ZEROS. THE 12966 THEN IS
6606
      *ENABLED TO RECEIVE MODE, 1200 BAUD. THE USER ENTERS A
N407
      *MINIMUM OF 64 CHARACTERS FROM THE TERMINAL KEYBOARD
0008
      *(HP2640 OR SIMILAR TERMINAL). WHEN BUFFER HALF FULL
6000
10010
      *(64 CHARS.) IS DETECTED, THE CHARS. ARE TRANSFER FROM
      *THE FIFO BUFFER OF THE 12966 TO THE CPU. WHEN THIS
6011
0012
      *TRANSFER IS COMPLETED THE CPU HALTS (HLT Ø1).THE USER
      *PRESSES 'PRESET' & 'RUN', THE 12966 GOES INTO THE
61NO
      *TRANSMIT MODE. THE CPU BUFFER (64 CHARS.) IS SENT TO
0014
      *THE 12966 FIFO BUFFER. WHEN THIS TRANSFER IS COMPLETED
0015
0016
      *THE 12966 TRANSMITS TO THE TERMINAL UNTIL BUFFER EMPTY
WW17
      *STATUS FLAG SETS. THE CPU NOW HALTS (HLT 02), PRESSING
      *!RUN! RESTARTS THE PROGRAM.
3018
0019
N020
1500
      A
            EQU Ø
            EQU 1
0022
      В
      SCT
WW23
            EQU 128
                          12966 IS IN SELECT CODE 12B
      SAVA
            BSS 1
0024
      SAVB
            BSS 1
62500
WW26
      COUNT BSS 1
WW27
      SIZE
            DEC 64
                         64 CHARACTERS
8500
      BHF
            OCT 1000
6500
      CW3
            OCT 030023
            OCT 040011
W130
      CW4R
            OCT 140411
6431
      CW4T
            OCT 050077
0032
      CW5
2033
      CW6
            OCT 060000
WW34
      PAT
            OCT 777
6435
      DAH.
            DEF DAB
      CLEAR OCT 060400
ØØ36
wn37
            ORG 1000B
8ENW
      DAR
            BSS 400
0039
0440
            ORG 2008
6441
      START LDA CW4T
WW42
                          MASTER RESET, INITIALIZE TRANSMIT
0043
            OTA SCT
            LUA CW6
                          CLEAR OUT SPECIAL CHAR RAM
61144
WW45
      RI
            OTA SCT
JU146
            INA
0047
            CPA CLEAR
                          CHECK IF SPECIAL CHAR RAM IS CLEAR
                          YES IT IS, CONTINUE WITH PROGRAM
Ø048
            RSS
6049
            JMP RI
                          NO IT ISN'T, CONTINUE CLEARING
      OVER
4050
            LDA SIZE
                          SETUP AND INITIALIZE CHAR COUNTER
0051
            CMA. INA
                          2'S COMP.
19952
            STA COUNT
```

Figure 3-2. Sample Program Listing (Sheet 1 of 2)

```
LOAD WORD 5, CLEAR FLAGS
            LUA CW5
AV53
             OTA SCT
0054
                           LOAD WORD 3,1 STOP BIT,8 DATA BITS
             LDA CW3
11155
                             ECHO ON.NO PARITY
             OTA SCT
WW56
                           LOAD WORD 4, RECEIVE MODE, 1200 BAUD
             LOA CW4R
11157
             OTA SCT
0058
      CHECK STC SCT.C
                           SET CONTROL 12966
UU59
                           CHECK IF STATUS FLAG IS SET
             SFS SCT
0000
             JMP #-1
                           NO, NONE IS SET, CONTINUE
WW61
UN62
             CLC SCT
                           YES, FLAG HAS SET
             LIA SCT
                           GET STATUS WORD
6063
                           CHECK FOR BUFFER HALF FULL
             AND BHF
WW64
             SZA, RSS
4465
                           BHF NOT SET AS YET
             JMP CHECK
WW66
             LDA CWS
                           BHF SET, CLEAR STATUS FLAGS
0067
             OTA SCT
6000
             LDB DAB.
                           SETUP CPU BUFFER ADDRESS
0069
                           SET CONTROL 12966
             SIC SCI,C
107 W
                           GET A CHARACTER FROM FIFO
             LIA SCT
WW71
      TI
                           MASK OUT UNWANTED BITS
             AND PAT
0072
                           STORE CHAR INTO CPU BUFFER
             STA B.I
0073
             INB
6074
                           INCREMENT COUNT, COUNT=64?
             ISZ COUNT
ww75
                           NO.GET NEXT CHARACTER
             JMP TI
6475
                           YES, CPU BUFFER IS FULL
             HLT Ø1
0477
      ***PRESS 'PRESET' AND 'RUN' TO PUT 12966 INTO TRANSMIT
6078
6079
      *MODE .
W800
             NOP
W081
             LUA CW4T
                           SETUP 12966 TO TRANSMIT @1200 BAUD
2800
             OTA SCT
8000
                           CLEAR BUFFERS
             LUA CW5
0034
             OTA SCT
4085
                           SETUP CHAR COUNTER
             LDA SIZE
W436
                           2'S COMP.
WW37
             CMA, INA
             STA COUNT
8803
                           SETUP BUFFER ADDRESS
             LDB DAB.
6800
             STC SCT.C
0090
                           GET A CHARACTER
      T2
             LUA B.I
0091
                           PUT IT IN THE FIFO BUFFER
0032
             OTA SCT
             INB
MM93
                           INCREMENT COUNT, COUNT=64?
WN94
             ISZ COUNT
             JMP TZ
                           NO GET NEXT CHAR!!!
1045
             LUA CW5
                           YES, LOAD W TO CLEAR BUFF
6096
             UTA SCT
                               HALF FULL
3097
             STC SCT.C
                          SET CONTROL, START TRANSMIT
4098
                           IS BUFFER EMPTY?
             SFS SCT
6000
                           NO CONTINUE SENDING
0100
             JMP #-1
             HLT Ø2
                           YES, IT IS EMPTY, HALT CPU!!
6101
                           RESTART 12966
             JMP START
0105
             END
0103
```

Figure 3-2. Sample Program Listing (Sheet 2 of 2)

SECTION

# IV

INSTALLATION AND SERVICING

#### 4-1. UNPACKING AND INSPECTION

If the shipping carton is damaged upon receipt, request that the carrier's agent be present when the kit is unpacked. Inspect the kit for damage (cracks, broken parts, etc.). If the kit is damaged and fails to meet specifications, notify the carrier and the nearest HP Sales and Service Office immediately. (Sales and Service Offices are listed at the back of this manual.) Retain the shipping container and the packing material for the carrier's inspection. The HP Sales and Service Office will arrange for the repair or replacement of the damaged kit without waiting for any claims against the carrier to be settled.

#### 4-2. PREPARATION FOR USE

# 4-3. Baud Rate Jumpers

Before installation of the kit it is necessary to determine if the baud rate should be selected by hardwiring in the cable connector, rather than selected by program control. The interface cables HP Part No. 12966-60004, 12966-60006 and 12966-60007 are shipped configured for program control of the baud rate. The 12966-60008 is shipped hardwire configured for use of an external clock. If the hardwired method is preferred, disassemble the cable connector which fastens to the interface printed circuit assembly, and connect the jumpers for the required baud rate. Figure 4-1 and table 4-1 provide instructions to accomplish this.

### 4-4. INSTALLATION

## 4-5. Printed Circuit Assembly

The printed circuit assembly fits into an I/O slot of the computer's card cage. The I/O slots correspond to I/O select codes which are used during programming to address a particular I/O device. Further information on the computer's I/O system and select codes can be found in your Computer Series Reference Manual.

Specific instructions for installing the printed circuit assembly into the computer are contained in your Computer Series Installation and Service Manual.

Table 4-1. Jumper Connections for Baud
Transfer Rates

BAUD RATE	BIT PATTERN	CONNECT +5V (PIN 8) TO PINS:	CONNECT SIGNAL GROUND (PINS 1, A, 24, OR BB) TO PINS:
External Clock (X16)	0000	N	12,13,14 <u>,</u> 15
50	0001	14,N	12,13,15
75	0010	13,N	12,14,15
110	0011	13,14,N	12,15
134.5	0100	12,N	13,14,15
150	0101	12,14,N	13,15
300	0110	12,13,N	14,15
600	0111	12,13,14,N	15
900	1000	15,N	12,13,14
1200	1001	14,15,N	12,13
1800	1010	13,15,N	12,14
2400	1011	13,14,15,N	12
3600	1100	12,15,N	13,14
4800	1101	12,14,15,N	13
7200	1110	12,13,15,N	14
9600	1111	12,13,14,15,N	_




Figure 4-1. Baud Rate Jumper Instructions

## 4-6. Cable Installation

Connector P1 on the cable assembly connects to the buffered asynchronous data communications PCA. Be sure to position the connector in the proper direction on the PCA as described in manuals referenced above for installing the PCA.

Connector P2 on the cable assembly mates with a connector on the device for which the kit option is intended. The device connectors are located at the rear panel on the HP 2600 and HP 2615. For the HP 264X, the cable connector mates with a printed circuit assembly (PCA) edge connector inside the hinged rear panel of the terminal. The cable connector is polarized so that it can only be inserted onto the PCA connector in one direction.

The exception to the above rules is for cable 12966-60012 (figure 4-8) used with the HP 7221A Plotter Subsystem, P1 is connected to the HP 264X Terminal and P2 to the terminal connector on the plotter.

Wire lists of the four cables are given in tables 4-2 through 4-8. Note that not all of the conductors are used in each cable.

#### 4-7. Performance Test

After installing the kit, proper operation should be verified by performing the diagnostic test. The test connector supplied with the kit replaces the device and device cable during diagnostic testing. Procedures for performing the diagnostic tests are contained in the HP 12966A Buffered Asynchronous Communications Interface Diagnostic Reference Manual, part no. 12966-90004.

#### 4-8. Driver Configuration and Installation

Refer to your operating system manual for driver configuration and installation.

#### 4-9. SERVICING

If the kit is not functioning properly, run the diagnostic to verify whether or not the cause is a hardware malfunction. If a hardware problem exists, call the nearest Hewlett-Packard Sales and Service Office and arrange for a board exchange. Continuity checks of the cable can be made using the appropriate wire list (see tables 4-2 through 4-8). Additional checks can be made utilizing schematic and timing diagrams located in Section V.

Table 4-2, Interface Cable (HP2600 and HP 2615 Terminals), part no. 12966-60004, Wire List

12	ible 4-2.	Interface Cable (HP2600 and HP 261	5 Terminais),	part no. 1296	6-60004, wire List	
HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
	A	Signal Ground (EIA)	7	GRN	AB	Common
	В	F	′	Gill	Ab	Common
	Č	CA Inhibit				
	D	Transmit Data (EIA)	3	BRN	BA	Intfc
	Е	Request to Send (EIA)			CA	
	F	Data Terminal Ready (EIA)			CD	
	H	Ext Freq				
	J K	F/4 F/8				
	L	F/16				}
	M	F/2				
<b> </b>	Ν	P/Ext				
	Р	BSBA				
	R	Ext Clock	16	WHT/BLK		Device
	S T	Received Data (EIA)	2	BLK	BB SCF	Device
	U	Secondary Line Sig Det (EIA) (spare) (EIA)			SCF	
	V	Secondary Receive Data (EIA)			SBB	
	W	BSCA				
-	X	Clear to Send (EIA)			CB	
	Y	Data Set Ready (EIA)			CC:	
	Z	Ring Indicator (EIA)			CE CF	
	AA BB	Receive Line Sig Det (EIA) Signal Ground			Cr	
	1	Signal Ground				
	2	CCNT 7				
	3	SXX (Secondary Chan) (EIA)			SBA/SCA	
<b> </b>	4	BSCF				
	5 6	SIN Xmit Data In				
	7	TTY OUT				
	8	+5 volts				
	9	TTYIN				
	10	+12 volts	5,6	ORN,YEL		Intfc
	11	UCLK0				
	12 13	CLKP2 CLKP1				
	14	CLKP0				
	15	CLKP3				
	16	Recd Data Out				
	17	BSBB				
	18 19	DIAG Spare				
	20	Spare Run Disable				
	21	BSXX				į
->	22	UCLK				
	23	-12 volts				
	24	Signal Ground	4	555		
			4	RED		
			8 12	BLU VIO		
			15	WHT		
			17	WHT/BRN		
	_		19	WHT/RED		
	-		20	WHT/ORN		
			22	WHT/YEL		

Table 4-3. Interface Cable (HP 264X Terminal), part no. 12966-60008, Wire List

HOOD	(PCA)	4-3. Interface Cable (HP 264X Terr				
CONNECTOR	P1	SIGNAL NAME	(DEVICE) P2	WIRE	RS-232-C	SIGNAL
P1 JUMPERS	PIN	(SEE NOTE)	PIN	COLOR	CIRCUIT	SOURCE
	Α	Signal Ground (EIA)	Н	GRN	АВ	Common
	В	F				
	С	CA Inhibit				
1	D E	Transmit Data (EIA)	С	RED	BA CA	Intfc
	F	Request to Send (EIA)  Data Terminal Ready (EIA)			CD	
🛋	H	Ext Freq			OD .	
1	J	F/4				
-	K	F/8				
	L	F/16				
	M N	F/2 P/Ext				
	P	BSBA				
	R	Ext Clock	L	BLU		Device
	S	Received Data (EIA)	В	BRN	вв	Device
	Т	Secondary Line Sig Det (EIA)			SCF	
	U	(spare) (EIA)			CDD	
	V W	Secondary Receive Data (EIA) BSCA			SBB	
	X	Clear to Send (EIA)			СВ	
	Ŷ	Data Set Ready (EIA)			cc	
	Z	Ring Indicator (EIA)	D	YEL	CE	Device
	AA	Receive Line Sig Det (EIA)			CF	
	BB	Signal Ground				
	1 2	Signal Ground CCNT 7				
	3	SXX (Secondary Chan) (EIA)	E,J	ORN	SB <b>A/SCA</b>	Intfc
	4	BSCF		0,	ODA/OOA	11110
	5	SIN				
	6	Xmit Data In				
	7	TTY OUT				
	8 9	+5 volts TTY IN				
	10	+12 volts				
->	11	UCLK0				
<del>  -   -   -  </del>	12	CLKP2				
	13	CLKP1				
	14 15	CLKP0 CLKP3				
	16	Recd Data Out				
	17	BSBB				
	18	DIAG				
	19	Spare				
	20 21	Run Disable BSXX				
	21 22	UCLK				
	23	-12 volts				
	24	Signal Ground				

Table 4-4. Interface Cable (Modem), part no. 12966-60006, Wire List

	Table 4-4. Interface Cable (Modem), part no. 12966-60006, Wire					r
HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
	Α	Signal Ground (EIA)	7	GRN	AB	Common
	В	F				
!	С	CA Inhibit				
	D	Transmit Data (EIA)	2	BLK	BA	Intfc
	E F	Request to Send (EIA)  Data Terminal Ready (EIA)	4 20	RED WHT/ORN	CA CD	Intfc Intfc
	Н.	Ext Freq	20	••••••		111110
	J	F/4				
<del>  -&gt;</del>	K	F/8				
	L M	F/16 F/2				
	N N	P/Ext				
	P	BSBA				
	R	Ext Clock				
	S	Received Data (EIA)	3	BRN	BB	Device
	T	Secondary Line Sig Det (EIA)	12	VIO	SCF	Device
	U V	(spare) (EIA) Secondary Receive Data (EIA)			SBB	
	w	BSCA			000	
	Х	Clear to Send (EIA)	5	ORN	СВ	Device
	Υ	Data Set Ready (EIA)	6	YEL	cc	Device
	Z	Ring Indicator (EIA)	22	WHT/YEL	CE	Device
	AA BB	Receive Line Sig Det (EIA) Signal Ground	8	BLU	CF	Device
L	1	Signal Ground				
	2	CCNT 7				
	3	SXX (Secondary Chan) (EIA)	_	GRA	SBA/SCA	
	4	BSCF				
	5 6	SIN Xmit Data In				
	7	TTY OUT				
	8	+5 volts				
	9	TTY IN				
	10 11	+12 volts				
	12	UCLKO CLKP2				
	13	CLKP1				
	14	CLKP0				
	15	CLKP3				
	16 17	Recd Data Out BSBB				
	17 18	DIAG				
	19	Spare				
	20	Run Disable				
<del>' </del>	21	BSXX				
	22 23	UCLK -12 volts				
	23 24	Signal Ground				
	_		15	WHT		
	_		16	WHT/BLK		
	_		17	WHT/BRN		
]	-		19	WHT/RED		
]						
						34 3
			<u> </u>			

Table 4-5. Interface Cable (HP 2749B Teleprinter), part no. 12966-60007, Wire List

	·	4-5. Interface Cable (HP 2749B Tele		12900-0000	77, WIRE LIST	1
HOOD CONNECTOR	(PCA) P1	SIGNAL NAME (SEE NOTE)	P2	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
1 1 JOINI LIIJ		Simul Consult (FLA)		DLV	ΛD	Common
	(PCA) P1 PIN A B C D E F H J K L M N P R S T U V W X Y Z AA BB 1 2 3 4 5 6 7 8 9 10 11 11 12 13 14 15 16 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18	SIGNAL NAME (SEE NOTE)  Signal Ground (EIA) F CA Inhibit Transmit Data (EIA) Request to Send (EIA) Data Terminal Ready (EIA) Ext Freq F/4 F/8 F/16 F/2 P/Ext BSBA Ext Clock Received Data (EIA) Secondary Line Sig Det (EIA) (spare) (EIA) Secondary Receive Data (EIA) BSCA Clear to Send (EIA) Ring Indicator (EIA) Ring Indicator (EIA) Receive Line Sig Det (EIA) Signal Ground Signal Ground CCNT 7 SXX (Secondary Chan) (EIA) BSCF SIN Xmit Data In TTY OUT +5 volts TTY IN +12 volts UCLKO CLKP2 CLKP1 CLKP0 CLKP3 Recd Data Out BSBB DIAG Spare Run Disable BSXX	(DEVICE)	WIRE	RS-232-C	
	19 20	Spare Run Disable				
	27					

Table 4-6. Interface Cable (HP 2621 Terminal), part no. 12966-60010, Wire List

Table 4-6. Interface Cable (HP 2621 Terminal), part no. 12966-60010, Wire List						
HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
	Α	Signal Ground (EIA)	48	GRN	AB	Common
	В	F				
	C D	CA Inhibit Transmit Data (EIA)	42	RED	ВА	Intfc
	E	Request to Send (EIA)	42	""	CA	IIIII
	F	Data Terminal Ready (EIA)			CD	
->	Н	Ext Freq		1		
	J K	F/4 F/8				
	L	F/16				
	М	F/2				
	N	P/Ext				
	P	BSBA	50	DILL		
	R S	Ext Clock Received Data (EIA)	50 12	BLU BRN	BB	Device
	T	Secondary Line Sig Det (EIA)	12	J	SCF	Device
	υ	(spare) (EIA)				
	V	Secondary Receive Data (EIA)	ľ		SBB	
	W X	BSCA Clear to Send (EIA)			СВ	
	Ŷ	Data Set Ready (EIA)			cc	
	Z	Ring Indicator (EIA)	13	YEL	CE	Device
	AA	Receive Line Sig Det (EIA)			CF	
	BB 1	Signal Ground Signal Ground				
	2	CCNT 7				
	3	SXX (Secondary Chan) (EIA)	44	ORG	SBA/SCA	Intfc
	4	BSCF				
	5 6	SIN Xmit Data In				
1   1	7	TTY OUT				
	8	+5 volts				· ·
	9	TTY IN				
	10 11	+12 volts UCLK0				
•   -	12	CLKP2				
<del>      &gt;</del>	13	CLKP1				
	14	CLKP0				
	15 16	CLKP3 Recd Data Out				
	17	BSBB				
	18	DIAG				
	19	Spare Disable				
	20 21	Run Disable BSXX				
	22	UCLK				
	23	-12 volts				
	24	Signal Ground	36, 46			
			30, 40			
1						
		*				

Table 4-7. Interface Cable (HP 7221A Plotter), part no. 12966-60011, Wire List

Table 4-7. Interface Cable (HP 7221A Plotter), part no. 12966-60011, Wire List						
HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
<b>—</b>	Α	Signal Ground (EIA)	7	GRN	AB	Common
	В	F		į		
	C D E F	CA Inhibit Transmit Data (EIA) Request to Send (EIA) Data Terminal Ready (EIA)	3	ORG	BA CA CD	Intfc
	H J K L M	Ext Freq F/4 F/8 F/16 F/2 P/Ext				
	P R S T U	BSBA Ext Clock Received Data (EIA) Secondary Line Sig Det (EIA) (spare) (EIA) Secondary Receive Data (EIA)	24 2	YEL RED	BB SCF SBB	Device Device
	W X Y Z	BSCA Clear to Send (EIA) Data Set Ready (EIA) Ring Indicator (EIA)	19	BLU	CB CC CE	Device
•	AA BB 1 2	Receive Line Sig Det (EIA) Signal Ground Signal Ground CCNT 7			CF	
	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	SXX (Secondary Chan) (EIA) BSCF SIN Xmit Data In TTY OUT +5 volts TTY IN +12 volts UCLK0 CLKP2 CLKP1 CLKP0 CLKP3 Recd Data Out BSBB DIAG Spare Run Disable BSXX UCLK -12 volts Signal Ground	4, 5	BRN	SBA/SCA	Intfc
			6, 20			

 $Table\ 4-8.\ Interface\ Cable\ (HP\ 264\ X\ Terminal\ to\ HP\ 7221\ A\ Plotter),\ part\ no.\ 12966-60012,\ Wire\ List$ 

TERMINAL CONNECTOR P1 JUMPERS	TERM P1 PIN	SIGNAL NAME	PLOTTER P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
	B C D	Transmitted Data Received Data Secondary Request to Send	2 3 19	RED ORG BLU	BA BB SCA	Terminal Plotter Terminal
	Е	Secondary Clear to Send	13	BRN	SCB	Plotter
_	H	Common Signal ground	7	GRN	АВ	Common
	L	Ext. Clock	24	YEL		Terminal

**DIAGRAMS** 

S	EC1	10	N

V

#### 5-1. INTRODUCTION

This section provides the component location, block, schematic and timing diagrams to aid in verifying the operational status of the hardware. This assembly is not field repairable, if a hardware problem exists, call the nearest Hewlett-Packard Sales and Service Office to arrange for a board exchange.




Figure 5-1. HP 12966A Buffered Asynchronous Data Communications Interface Assembly Diagram




Figure 5-2. HP 12966A Buffered Asynchronous Data Communications Interface Block Diagram




Figure 5-4. HP 12966A Buffered Asynchronous Data Communications Interface Timing Diagram (Sheet 1 of 3)

5-12

Figure 5-4. HP 12966A Buffered Asynchronous Data Communications Interface Timing Diagram (Sheet 2 of 3)




Figure 5-4. HP 12966A Buffered Asynchronous Data Communications Interface Timing Diagram (Sheet 3 of 3)

# REPLACEABLE PARTS

SECTION

#### 6-1. INTRODUCTION

This chapter contains information for ordering replaceable parts for the HP 12966A assembly. Table 6-1 gives a list of replaceable parts, while table 6-2 cross references the names and address of manufacturers indexed by code number in table 6-1.

#### 6-2. REPLACEABLE PARTS

Table 6-1 contains a list of replaceable parts in reference designation order. The following information is listed for each part:

- 1. Reference designation of the part.
- The Hewlett-Packard part number.
- 3. Part number check digit (CD).
- 4. Total quantity.
- 5. Description of the part.
- 6. A five-digit manufacturer's code number of a typical manufacturer of the part. Refer to table 6-2 for a cross reference of manufacturers.
- 7. The manufacturer's part number.

#### 6-3. ORDERING INFORMATION

To order replacement parts or to obtain information on parts, address the order or inquiry to the local Hewlett-Packard Sales and Service Office (Sales and Service Offices are listed at the back of this manual).

To order a part, quote the Hewlett-Packard part number (with the check digit), and indicate the quantity required. The check digit will insure accurate and timely processing of your order.

# Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
DE <sub>A1</sub>	12966-60001	5	1	BUFFER ASYNCHRONOUS IF BOARD ASSEMBLY	28480	12766-6000 (
C2 C3 C4 C5 C6	0160-3457 0160-2055 0160-2055 0160-2055 0160-3459	7 9 9 9	1 27 1	CAPACITOR-FXD 2000PF +-10% 250VDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD .020F +-20% 100VDC CER	28480 28480 28480 28480 28480	0160-3457 0160-2055 0160-2055 0160-2055 0160-3459
C7 C8 C9 C10 C11	8160-2306 0160-2055 8160-2055 0160-2055 0160-3456	3 9 9 9 6	1	CAPACITOR-FXD 27PF +-5% 3000DC MICA CAPACITOR-FXD .01UF +80-20% 1000DC CER CAPACITOR-FXD .01UF +80-20% 1000DC CER CAPACITOR-FXD .01UF +80-20% 1000DC CER CAPACITOR-FXD 1000PF +-10% (KVDC CER	28480 28480 28480 28480 28480	0160-2306 0760-2055 0160-2055 0160-2055 0160-3456
E12 C13 C14 C15 C16	0160-3456 0160-2055 0160-3456 0160-3456 0160-2055	6 9 6 6 9		CAPACITOR-FXD 1000PF +-10% 1KVDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD 1000PF +-10% 1KVDC CER CAPACITOR-FXD 1000PF +-10% 1KVDC CER CAPACITOR-FXD .000FF +-10% 1KVDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER	28400 28480 26480 28486 28460	0160-3456 0160-2055 0160-3456 0160-3456 0160-2055
C17 C19 C20 C21 C22	0180-0374 0160-2055 0160-2055 0160-2055 0160-2055	3 9 9 9	1	CAPACITOR-FXD 100F+ 10% 200DC TA CAPACITOR-FXD .010F +80-20% 100VDC CFR CAPACITOR-FXD .010F +80-20% 100VDC CFR CAPACITOR-FXD .010F +80-20% 100VDC CFR CAPACITOR-FXD .010F +80-20% 100VDC CFR	56289 28480 28480 28480 28480	1500106×902082 0160-2055 0160-2055 0160-2055 0160-2055
023 024 025 026 027	0160-2055 0160-3455 0160-5107 0160-3455 0160-5107	9 5 8 8	8	GAPACITOR-FXD .01UF +00-20% 100VDC CER CAPACITOR-FXD 470PF +-10% 1KVDC CER CAPACITOR-FXD 2.2UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-10% 1KVDC CER CAPACITOR-FXD 2.2UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-3455 0160-3455 0160-35107 0160-3455 0160-5107
C28 C27 C30 C31 C32	0160-2055 0100-0197 0160-2055 0160-2055 0160-2055	9 8 9 9	3	CAPACITOR-FXD .010F +00-20% 100VDC CER CAPACITOR-FXD 2.20F+-10% 20VDC TA CAPACITOR-FXD .010F +00-20% 100VDC CER CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 56299 28480 28480 28480	0160-2055 1500225X902062 0160-2055 0160-2055 0168-2055
033 034 035 036 037	0160-5107 0160-5107 0160-5107 0160-5107 0160-0127	8 8 8	1	CAPACITOR-FXD 2.2UF +-20% 50VDC CER CAPACITOR-FXD 2.20F +-20% 50VDC CER CAPACITOR-FXD 2.2UF +-20% 50VDC CER CAPACITOR-FXD 2.2UF +-20% 50VDC CER CAPACITOR-FXD 1UF +-20% 25VDC CER	28480 20480 28480 28480 28480	0160-5107 0160-5107 0160-5107 0160-5107 0160-5127
038 040 041 042 043	0160-2055 0180-0197 0180-0197 0160-2055 0160-2055	9 8 8 9 9		CAPACITOR-FXD .010F +80-20% 100VDC CER CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	20480 56289 56289 28480 28480	0160-2055 1500225X9020A2 1500225X9020A2 0160-2055 0160-2055
C44 C45 C46 C47 C48	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9 9 9 9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +00-20% 100VDC CER CAPACITOR-FXD .01UF +00-20% 100VDC CER CAPACITOR-FXD .01UF +00-20% 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C49 C50	0160-2055 0160-2055	9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480	0160-2055 0160-2055
CR2 CR5 CR8 CR9	1901-0029 1901-0029 1901-0040 1901-0040	6 1 1	s	DIODE-PWR RECT 600V 750MA DO-29 DIODE-PWR RECT 600V 750MA DO-29 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	20480 28480 28480 28400	1901-0029 1901-0029 1901-0040 1901-0040
Q1 Q군 Q3	1053-0015 1853-0015 1854-0467	7 7 5	2	TRANSISTOR PNP ST PD=200MW FT=500MHZ TRANSISTOR PNP ST PD=200MW FT=500MHZ TRANSISTOR NPN 2N4401 ST TO-92 PD=310MW	28480 28480 03508	1 953-0 0 15 1 853-0 0 15 2 N 4 40 1
R1 R2 R3 R4 R5	0757-0397 0683-2715 0757-1094 0757-0430 0757-0442	3 6 9 3 9	1 7 5 1 2	RESISTOR 68.1 1% .125W F TC=0+-100 RESISTOR 270 5% .25W FC TC=-400/+600 RESISTOR 1.47K 1% .125W F TC=0+-100 RESISTOR 5.11K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100	24546 81121 24546 24546 24546	C4-1/8-T0-68R1-F CB2715 C4-1/8-T0-1471-F C4-1/8-T0-5111-F C4-1/8-T0-1002-F
R6 R7 R8 R9 R10	0757-0280 0683-8215 0757-1094 0757-1094 0757-0401	3 3 9 9	11 1	RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 820 5% .25W FC TC=-400/+600 RESISTOR 1.47K 1% .125W F TC=0+-100 RESISTOR 1.47K 1% .125W F TC=0+-100 RESISTOR 1.07	24546 01121 24546 24546 24546	C4-1/8-T0-1001-F C88215 C4-1/8-T0-1471-F C4-1/8-T0-1471-F C4-1/8-T0-101-F
R11 R12 R13 R14 R15	0757-0200 0757-1094 0757-0200 1810-0020 0757-0280	3 9 3 4 3	5	RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1.47K 1% .125W F TC=0+-160 RESISTOR 1K 1% .125W F TC=0+-100 NETWORK-RES 9-GIP1.5K OHM X 7 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546 24546 20480 24546	C4-1/8-T0-1001-F C4-1/8-T0-1401-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F
R16 R17 R18 R19 R20	0757-1094 1810-0020 0757-0280 0757-0280 1810-0020	9 4 3 3 4		RESISTOR 1.47K 1% .125W F TC=0+-100 NETWORK-RES 8~SIP1.5K OHM X 7 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 NETWORK-RES 8-SIP1.5K OHM X 7	24546 28400 24546 24546 28480	C4-1/8-T0-1471-F 1810-0020 C4-1/8-T0-1001-F C4-1/8-T0-1001-F 1810-0020

Replaceable Parts Replaceable Parts

# Table 6-1. Replaceable Parts

				ie U-I. Nepiaceabie Fai		
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R21 R25 R27 R28 R29	1810-0020 1010-0030 1810-0020 0757-0200 0603-3915	4 6 4 3 0	1	NETWORK-RES 8-SIP1.5K OHM X 7 NETWORK-RES 8-SIP1.0K OHM X 7 NETWORK-RES 8-SIP1.5K OHM X 7 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 390 5% .25W FC TC=-400/+600	26480 26480 26480 26480 24546 01121	1810-0020 1810-0030 1810-0020 C4-1/8-T0-1001-F CR3915
R30 R32 R33 R34 R35	0698-3150 0757-0200 0757-0416 0757-0200 0757-0280	6 3 7 3 3	3 1	RESISTOR 2.37K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-2371-F C4-1/8-T0-1003-F C4-1/8-T0-511R-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F
R36 R37 R38 R39 R40	0757-0280 0698-3150 0757-0401 0757-0442 0698-3150	3 6 0 9 6		RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 2.37K 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 2.37K 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-1001-F C4-1/8-T0-2371-F C4-1/6-T0-101-F C4-1/6-T0-1002-F C4-1/8-T0-2371-F
U11 012 U13 U14 U15	1820-0803 1820-0202 1820-1053 1826-0077 1820-1202	2 1 6 2 7	1 2 1 6 1	IC GATE ECL. OR-NOR TPL. IC GATE TIL EXCL-OR QUAD 2-TNP IC SCHMITT-TRIG TTL INV HEX IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC GATE TIL LS NAND TPL 3-INP	04713 01295 01295 01295 01295	MC1 0105P \$N7486N \$N7414N \$N7474N \$N7470N
816 1 U17 1822 U23 U24	1820-1080 1820-1080 1820-0054 1820-1197 1820-0174	9 9 5 9	10 7 1 3	IC DRVR TTL LINE DRVR DUAL 6-INP IC DRVR TTL LINE DRVR DUAL 6-INP IC GATE TTL NAND GUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP IC INV TTL HEX	01295 01295 01295 01295 01295	SN75121N SELECTED SN75121N SELECTED SN7400N SN74LS00N SN74LS00N
U25 U26 U27 U31 U32	1820-0174 1820-0068 1820-0054 1820-0515 1820-0068	0 1 5 3	3 1	IC INV TTL HEX IC GATE TTL NAND TPL 3-INP IC GATE TTL NAND QUAD 2-INP IC MV TTL MONOSTBL RETRIG/RESET DUAL IC GATE TTL NAND TPL 3-INP	01295 01295 01295 01295 04713 01295	SN7404N SN7410N SN7400N MC8602P SN7410N
U333 U3 4 U355 U36 U37	1820-0054 1820-0054 1820-0068 1820-1367 1820-0854	ស <b>១</b> 15ស	1	IC GATE TTL NAND QUAD 2INP IC GATE TTL NAND QUAD 2INP IC GATE TTL NAND TPL 3INP IC GATE TTL 5 AND QUAD 2INP IC GATE TTL NAND QUAD 2INP	01225 01225 01225 01225 01225 01225	SN7400N SN7400N SN7410N SN74508N SN74600N
IJ41 IJ43 IJ44 IJ45 U46	1820-0509 1820-0782 1820-0328 1820-0077 1820-0069	5 6 8 2 2	1 1 1	IC DRVR DTL LINE DRVR QUAD IC GATE TTL NOR TPL 3-INP IC GATE TTL NOR QUAD 2-INP IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC GATE TTL NAND DUAL 4-INP	04713 01295 01295 01295 01295 01295	MC1.498L SN7427N SN7402N SN7474N SN7420N
ม47 บ51 ม52 บ53 บ54	1820-1089 1820-0716 1820-1264 1820-1116 1820-0054	86125	1 2 1 1	IC LCH TTL QUAD IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG IC FF TTL J-K BAR POS-EDGE-TRIG IC GATE TTL NAND QUAD 2-INP	01275 01295 01275 01275 01295	5N74279N SN74161N SN74273N SN74109N SN74109N
U55 U56 U57 U61 U62	1020-0788 1620-0683 1620-1184 1820-1348 1620-0574	26424	3 1 1 1	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR HEX IC INV TTL S HEX 1-TNP IC BER TTL NOR QUAD 2-INP IC GEN PMDS IC RGTR TTL D-TYPE 4-BIT	01295 01295 01295 27014 01295	SN74174N SN74504N SN7428N HM5307N SN74173N
D63 U64 U65 U66 U67	1820-0788 1820-0054 1820-1196 1820-0269 1820-0833	25 8 4 8	2 1 1	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR HEX IC GATE TTL NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL NAND QUAD 2-INP IC LCH TTL COM CLEAR 0-BIT	01295 01295 01295 01295 07263	SN74174N SN7400N SN74LS174N SN7403N 9334PC
U71 U72 U73 U74 U75	1820-0990 1820-0077 1820-1112 1820-0077 1820-1196	8 2 8 2 8	2	IC RCVR DTL NAND LINE QUAD IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 01295 01295	SN75189AJ SN7474N SN74LS746N SN7474N SN7474N
H76 H77 H81 H82 H83	1820-0282 1820-0788 1820-0716 1820-0174 1820-0655	1 2 6 0 2	1	IC GATE TTL EXCL-OR QUAD 2-INP IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR HEX IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC INV TTL HEX IC GATE TTL NOR DUAL 4-INP	01295 01295 01295 01295 01295	SN7486N SN74174N SN74161N SN7404N SN7425N
1394 095 086 1397 1391	1020-0077 1920-0545 1020-1080 1820-1080 1020-0990	2 9 9 8	ટ	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC CNTR TTL BIN UP/DDWN SYNCHRO IC DRVR TTL LINE DRVR DUAL 6-INP IC DRVR TTL LINE DRVR DUAL 6-INP IC RCVR DTL NAND LINE GUAD	01295 01295 01295 01295 01295	SN7474N SN74191N SN75121N SCLECTED SN75121N SELECTFD SN75189AJ
U92 U93 U94 U95 U96	1816-1536 1820-0077 1820-0715 1820-0545 1820-1080	1 2 5 9	1	IC-FIFO SC67401 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR IC FF TTL H J-K NEG-EDGE-TRIG IC CNTR TTL BIN UP/DOWN SYNCHRO IC DRVR TTL LINE DRVR DUAL 6-INP	28480 01295 01295 01295 01295	1916-1536 SN7474N SN741116N SN74191N SN75121N SELECTED

Replaceable Parts

Replaceable Parts

Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
U97 U101 U102 U103 U104	1820-1000 1816-1536 1816-1536 1820-1470 1020-1470	9 1 1 1	2	IC DRVR TTL LINE DRVR DUAL 6-INP IC-FIFO SC67401 IC-FIFO SC67401 IC HUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD	01295 28480 20480 01295 01295	SN75121N SELECTED 1816-1536 1916-1536 SN74LS157N SN74LS157N
U105 U106 U107 U111 U112	1820-0968 1820-1060 1820-1060 1816-1536 1820-0755	4 9 9 1 3	1	IC TTL 256-BIT STAT RAM 60-NS 0-C IC DRVR TTL LINE DRVR DUAL 6-INP IC DRVR TTL LINE DRVR DUAL 6-INP IC-FIFO SC67401 IC DRVR TTL OCTL	07263 01295 01295 21295 28480 28480	93410DC SN75121N SELECTED SN75121N SELECTED 1816-1536 1820-0755
U114 U116 U117	1020-2419 1020-1080 1020-1080	0 9 9	1	TC HART PMOS IC DRVR TTL LINE DRVR DHAL 6-INP IC DRVR TTL LINE DRVR DHAL 6-INP	52840 01295 01295	TR1863A SN75121N SELFCTED SN75121N SELECTED
ม 1 พ.2 พ.3 พ.4	8159-0005 9159-0005 9159-0005 8159-0005	0	4	RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA	20400 20400 20400 20400	8)59-0005 8)59-0005 8)59-0005 8)59-0005
XY1 Y1	1200-0546 0410-0582	6	1	SOCKET-XTAL 2-CONT HC-25/U DIP-SLDR	28480	1200-0546
'1	04tuuaa/	١	1	CRYSTAL- 2.373 MHZ MISCELLANEOUS PARTS	26480	0410-0587
	0360-0294 1480-0116 1910-0072 1820-1144 1820-1278	9 6 6 7	2 2 1 1 2	TERMINAL-STUD SGL-TUR SWGERM-MTG PIN-GRU .062-IN-DIA .25-IN-LG STL NETWORK-RES 8-SIP2.37K OHM X 7 IC GATE TTL LS NOR QUAD 2-INP IC CNTR TTL LS BIN UP/DOWN SYNCHRO	28460 28480 28480 01295 01295	0360-0294 1480-0116 1810-0072 SN74LS02N SN74LS191N
	5040-6001 5040-6065	4 0	1	EXTRACTOR-P.C BOARD EXTRACTOR-P.C. BOARD (RED)	28480 20480	5040-6001 5040-6065

See introduction to this section for ordering information \*Indicates factory selected value

Table 6-2. Manufacturer's Code List

MFR NO.	MANUFACTUER NAME	ADDRESS		ZIP CODE
01121	ALLEN-BRADLEY CO	MILWAUKEE	WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS	TX	75222
03508	GE CO SEMICONDUCTOR PROD DEPT	AUBURN	NY	13201
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX	ΑZ	85008
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW	CA	94042
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD	PA	16701
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA	CA	95051
28480	HEWLETT-PACKARD CO CORP HQ	PALO ALTO	CA	94304
52840	WESTERN DIGITAL CORP	NEWPORT BEACH	CA	92626
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS	MA	01247

# **INDEX**

										В																			
BA (Transmitted Data) .															_														2-3
baud rates										·	·	·		•	•	•	•	٠	•	•	·	•	•	•	•	1	1	2.3	, <u>⊿</u> -ບ ຊ_1 າ
Baud Rate bits		_				·	·	·	•	•	•	•	•	•	٠	٠	•	٠	•	•	•	•	•	•	•	1	⊥,	2-0,	, U-12
baud rate jumpers						•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1	. ט-ט 1 ⁄/ ე
baud rate selector	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. '±".	1, 4-4 9 9
BB (Received Data)	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		, ⊿-პ
Break condition	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		. 2-3
Break status bit	•	•	•		•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•		2-4
	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•		3-10
Break status flag	•	•	•	• •	•	•	•	•	•	•	•	•	٠	٠	•	•	•	•	•	•	•	•	•	٠	٠	•		3-1,	, 3-12
Buffer Empty status bit	•	•	•		•	•	•	•	•	•	•	•	٠	•	•	•	•	•	٠	٠	•	•	•	٠,	•		:		3-10
Buffer Empty status flag	•	•	•	• •	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	.2	-2,	2-4	1,	3-1,	, 3-12
Buffer Full status bit .	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•		3-11
Buffer Full status flag .	•	•			•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•		•		2-4	<b>1</b> , <i>i</i>	3-1,	3-12
Buffer Half-Full status bit		•			•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•			•	•	•	•		3-11
Buller Hall-Full status flag																								.2	-2.	2-4	4.3	3 - 1.	3-12
Buffer Overrun status flag																											. :	3-1.	3-12
buffer (page) mode																												1-1,	3-12
										~																			
										C																			
CA (Request to Send)													_														ç	)_3	3-19
CA bit							·	·	·	·	•	·	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠ ۷	<b>1</b> -0,	3.6
cable assembly:																													
102 and 202 Data Sets																													1 0
HP 2621 Terminal					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		1-2
HP 264X Terminal	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		4-0
HP 2749B Teleprinter .	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		1-2
HP 7221A Plotter	•	•	• •	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠,		1-2
installation	•	•	• •	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. 4	: <b>-</b> 9,	4-10
wire lists	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠.		٠, ٠	4-2
CR (Clear to Send)	• •	•			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	. 4	<b>1-4</b>	: to	4-10
CB (Clear to Send)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		2-3
CB status bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •	•		3-10
CC (Data Set Ready)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•		2-3
CC status bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	• (	•		3-10
CD (Data Terminal Ready)	•	•	•	•	٠	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		. 2	2-3,	3-12
$ ext{CD bit}  \dots  \dots  \dots$	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• (	•	•	•		•					3-6
CE (Ring Indication)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•		•								2-3
CE status bit			•	•	•	•	•	•	•		•	•	•	•	•	•											,		3-10
CF (Received Line Signal De	etec	ctc	r)	•		•	•				•																		2-3
CF status bit $\ldots$																													3-10
character buffering																												.1-1	. 1-4
character count bit $$ . $$ .																													3-9
character counter																													3-12
Character Frame Control Wo	ord	. (V	Vor	rd i	3)																								3-5
character length																													1-1
character mode																										. •	1	_1	3-12
character size																									-	1-4	. 9	2-2	3-12
character size bit																								•	•		, -	· <del>-</del> ,	3-5
character transfer														•			•	•	•	•	•	•	•	•	•	•	•	•	ე-ე ვ₋1
character/data byte	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	0-1

## C (continued)

CLC instruction																							
CLC 0 instruction																							
Clear Break status flag																							
Clear Buffer Empty status flag																							3-7
Clear Buffer Half-Full status flag																							3-7
Clear Overrun/Parity Error status flag																							3-7
Clear to Send (CB)																							2-5
Clear Special Character status flag																							
CLF instruction																							
compatibility																							
configuring the PCA																							
Control FF																							
Control Words																							
Word 0																							
Word 1																							
Word 2																							
Word 3																							
Word 4																							
Word 5																							
Word 6																							
counter																							
CPU-Device interface description																							
CPU input word format																							
CPU output word format		•	•	•	•	•	•	•		•	•	•	•	•	•	•		•		, ,		•	3-2
data byte					D																		3-9
Data Set Ready (CC)		•	•	•	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•		•	9 5
Data Terminal Ready (CD)																							
data transfer																							
data transfer and control words																							
data transfer lines																							
data transfer rate																							
data word																							
device interface																							
Device Interrupt status bit																							
Device Reference register																							
Device Status Interrupt Enable register																							
Device Status Line Change status flag		•	•	•	•	•	•	•		•	•		•		•	•	•	•		•		•	3-1
Device Status Reference Word (Word 2)																							
diagnostic tests																							
diagrams	• •			•	•	•					•	•		•				•		. ;	5-2	to	5-13
direct memory access (DMA) control .																							
DMA bit																							3-6
driver configuration and installation .																							4-3
					E																		
Echo bit																							3-11
Enable CB bit																					-		3-3
Enable CC bit																							3-3
Enable CE bit																					, .		3-3
Enable CF bit																							3-3

## E (continued)

Enable Character Mode bit Enable Device Status Interru Enable SBB/SCF bit	pt W	Vor	I) k	Wo:	$^{\mathrm{rd}}$	1)																							3-3
									F																				
features			•	•																			.2	-2,	2-	3,	2-4	1, 3	-12
									Н																				
hardware jumpers HP 2640 Terminal cable . HP 2749B Teleprinter cable																													1-2
									Ι																				
I/O instructions, effects of I/O select code	d 4)	rd &																									.11	·2, ·2, · · · · · · · · · · · · · · · · · · ·	4-1 4-1 1-2 4-1 3-6 1-3 2-3 1-1 -10 3-7
jumper connections for baud	rate	es	•	•																									4-2
									K																				
kit contents		•	•	•		•	•	•				•	•		•	•	•			•	•		•			•			1-2
LIA instruction LIA/B instructions																										•	.1-	. 3 2,	-13 2-4
									M																				
Master Reset	· .		•		•					•	•			•				•	•	•				•	•	•			3-2 2-4 2-4
and and receive		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. 4-	٠, ٠	<u>-</u> -2

odd/even parity	· · · · · · · · · ·			•																		•			•					1-	3	1-2 1-2 1-2 1-2 1-2
												P																				
"packing"												:		:												.1	-1,	1	4,	2-2	2, 3	1-1 3-12
Parity Error status flag Parity Odd/Even bit Parity On/Off bit														:				:												3-1	l, 3	3-12 3-5
parity sense PCA	•						•				· ·		•	•		•										• •		1.	1, ·	1-4	1, 3	3-12 1-2 4-1
performance test power consumption . preparation for use .					:							:	:																	:		1-4 4-1
principles of operation program control programming																														.2	-2,	2-4
												R																				
RAM (Special Character Receive operating mode	r M	em	or	y)			•								•	•	•					•						2-	2.	2-3	3. (	1-1 3-11
Received Data (BB) . Received Data bit															:	:							:									2-4 3-9
Received Data Word . Received Line Signal De Reference CB bit	etec	cto	r (8	SC	F)																											2-5
Reference CC bit Reference CE bit Reference CF bit	•																															3-4 3-4 3-4
Reference SBB/SCF bit Request to Send (CA) Ring Indication (CE)																																3-4 2-4 2-5
RS-232-C interface cont RS-232-C output contro RS-232-C status lines		l ine:	s																	<i>:</i>												2-3 3-6 2-3
THE MOMENT OF STREET	•	•	•	•	•	•	•	•	•	•	-	s	0	•	-	-	•	•	•	•	•	•	•	•	•	•	•	•	•	•	-	
sample program						•																							•		. :	3-13
sample program flowchasample program listing	art																															3-14 3-17
SRA (Secondary Data)																																2-3

## S (continued)

SBA/SCA bit	•					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3-6 ი ი
SBB (Secondary Received Data) .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠ ،	10
SBB/SCF status bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. ა	-TO
SCA (Secondary Request to Send)			_																			•	•	•		•	4-0
SCF (Secondary Line Signal Detector	•																	•		•	•	•	•	•	•	•	<b>Z-</b> 3
Secondary Received Data (SRR)			_	_		_	_															•	•	•	•	•	<b>Z-</b> 0
Secondary Data (SRA)			_																	•	•	•	•	•	•	•	<b>Z</b> -0
Secondary Request to Send (SCA)			_	_																	•	•	•	•	•	•	Z-0
Service Request (SRQ)																								. :	3-1	, 3	-12
servicing	•	•	•	•	•	•																					4-3
software interface characteristics .	•	•	•	•	•	•	•	•	•	•					_												3-1
software protocol	•	•	•	•	•	•	•	•	•	•	•		•														3-1
Spare Receiver Input status bit		•	•	•	•	•	•	•	•	•	•	•	•	•			•									. 3	-11
special characters	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	Ť	•				1-4	. 3	-12
Special Character bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			3-8
Special Character bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3.9
Special Character Marker bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• 1	_1	· 2.	3	2-4
Special Character Memory (RAM)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	9		. <u>.</u>	<u>.</u>	, <del>2</del> -	υ,	19
Special Character status flag (bit) .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	۷-4	±, •	э-т,	, o	•т т	, •	. T .
Special Character Word (Word 6) .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠,	•	0-0 1 1
specifications	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	.Τ.	·J,	1-4
standard kit	•		•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1-2
4 · 4 · · · · · · · · · · · · · · · · ·																											
direct memory access control .								•	•	•	•			•	•	•	•	•	•	•	•	•	•	•	•	•	3-1
program control				_	_																	•			•	•	2-T
receive mode																				•	•	•	•	•	•	•	о-т
transmit made						_	_			_		_														•	О-Т
Status Word			_	_																			<b>Z-</b> 5	, ປັ	P-T	J, i	2-T2
atatua intamunta						_	_	_														•				•	о-т
CTC instruction					_	_	_			_										•	.2	3-Z,	, Z-	4,	2-1	ι, ί	)-IZ
stop bits	•	•	٠	٠	٠													1-	1.	1-4	1, 2	2-2	. 2-	4,	3-6	5, 8	3-12
system configurations	•	•	•	•	•	•	•	•	·	Ĭ.			i						Ĺ		٠.						1-3
system configurations	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	٠	٠	·	•	•						
							т																				
							1																				
test connector						_																					1-2
Test Status bit	•	•	•	•	•	•	•	Ť	Ī	•					-											. :	3-11
Transmit Data Word (Word 0)	•	•	•	•	•	•	•	•	•	•	•	٠			Ĭ.	Ī		-									3-2
Transmitted Data (BA)	•	•	•	•	•	•	•	•	•	•	•	•	٠	٠	٠	•	Ť	·	·	Ī							2-4
transmitted Data (BA)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	·	·	Ĭ.	•			2-2
data transfer	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	·	Ĭ.	•	·		2-3
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3-6
Transmit/Receive bit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
							U																				
****																					•	2-9	9.	.3	3.	5.	3-19
UART	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	••		,	٠,	J-(	-, '	2.9
"unpacking"	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4.1
unpacking and inspection	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	-T-1
							V																				
Valid Data Marker bit													_		_												3-9
vand Data Marker Dit	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	-	-	-	

## W

Words:																								2-1
0 (Transmit Data Word)															i	Ĭ.	Ť	•	•	•	٠	2.	.2	3.2
1 (Enable Device Status Interrupt Word)											•	•	•	•	•	•	•	•	•	•	•	2.	, .5	3-3
2 (Device Status Reference Word) .			-						•	•	•	•	•	•	•	•	•.	•	•	•	•	2.	5,	2-4
3 (Character Frame Control Word)	Ī	Ĭ.	•	Ī	Ī	Ī	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	.2-	ວ,	3 2
4 (Interface Control Word)	·	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. 2-	2,	0-U
5 (Interrupt Status Reset Word)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	.4-	۷,	0-0
6 (Special Character Word)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	0-1
formats	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	3-8
Received Data Word	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	:		•	•	3-2
Received Data Word	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	2-	2,	3-9	, 3	-13
Status Word	•	•	•									•							. :	2-5	, 3	-10	, 3	-13

## MANUAL UPDATE

#### MANUAL IDENTIFICATION

#### UPDATE IDENTIFICATION

Title: HP 12966A Installation and

Update Number: 2 (April 1984)

Reference Manual

Part Number: 12966-90001

This Update Goes With: First Edition (January 1979) with Update 1

First Reprint (July 1982)

#### THE PURPOSE OF THIS MANUAL UPDATE

is to provide new information for your manual to bring it up to date. This is important because it ensures that your manual accurately documents the current version of the product.

#### THIS UPDATE CONSISTS OF

this cover sheet, a printing history page (if any), any replacement pages, and write-in instructions (if any). Replacement pages are identified by the update number at the bottom of the page. A vertical line (change bar) in the outside margin indicates new or changed text material. The change bar is not used for typographical or editorial changes that do not affect the content of the text.

#### TO UPDATE YOUR MANUAL

identify the latest update (if any) already contained in your manual by referring to the printing history page. Incorporate only the updates from this packet not already included in your manual. Following the instructions on the back of this page, replace existing pages with the update pages and insert new pages as indicated. If any page is changed in two or more updates, such as the printing history page which is furnished new for each update, only the latest page will be included in the update package. Destroy all replaced pages. If write-in instructions are included they are listed on the back of this page.

# Installation and Reference Manual Update (12966-90001)

Replace the following pages in the manual with those in this update:

title/ii 1-1/1-2 1-3/1-4 5-1/5-2 5-5/5-6 5-7/5-8 5-9/5-10 6-1/6-2 6-3/6-4

Add the following pages to your manual:

1-5/1-6 4-11/4-12 4-13/4-14

# **HP 12966A**

# BUFFERED ASYNCHRONOUS DATA COMMUNICATIONS INTERFACE

## INSTALLATION AND REFERENCE MANUAL

Card Assembly: 12966-60013

Date Code: B-2336



HEWLETT-PACKARD COMPANY Roseville Networks Division 8000 Foothills Boulevard Roseville, California 95678 Update 2 Manual Part No.12966-90001 Printed in U.S.A. April 1984

## PRINTING HISTORY

The Printing History below identifies the Edition of this Manual and any Updates that are included. Periodically, update packages are distributed which contain replacement pages to be merged into the manual, including an updated copy of this Printing History page. Also, the update may contain write-in instructions.

Each reprinting of this manual will incorporate all past updates; however, no new information will be added. Thus, the reprinted copy will be identical in content to prior printings of the same edition with its user-inserted update information. New editions of this manual will contain new information, as well as updates.

First Edition	January	1979
Update 1	July	1982
First Reprint		
Update 2		

#### NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

## General Information

SECTION

The HP 12966A Buffered Asynchronous Data Communications Interface (BACI) is a hardware interface for the CPU of an HP 1000 M/E/F series computer. The interface provides buffered, bidirectional, half-duplex, asynchronous, bit-serial data transfer between the CPU and a data set or data terminal (peripheral device) which complies with the Electronic Industries Association (EIA) standard RS-232-C. The interface is programmable to allow data transfer via one of three control methods: interrupts, skip-on-flag, or direct memory access (DMA).

#### NOTE

The term "direct memory access", or DMA, is used throughout this manual. In some HP 1000 manuals the same operation is referred to as a "dual channel port controller" (DCPC) function.

The interface operates in either character or buffer (page) mode. When receiving data from a peripheral device, the interface can be operated in either mode. In character mode, interrupt or skip-on-flag control may be used. A skip-on-flag or an interrupt is generated after every character is received. In buffer mode, those same controls are available but may be activated based on the status (empty, half-full, or full) of the 128-character buffer

When the CPU transmits, buffer mode is used. Up to 128 characters from the CPU may be received before they are transmitted, at a programmed baud rate, to peripheral devices. Interrupts or skip-on-flag maybe activated to report the status of the buffer.

The interface encodes each character from the CPU and decodes characters received from peripherals. See section II for a detailed description of interface operations.

#### 1-1. FEATURES

- 16 baud rates (50 to 9600 baud, including externally-supplied X16 clock), hardware or software selectable
- Character length (5 to 8 bits) and the number of stop bits (1 or 2) are software selectable. With 5-bit characters, the number of stop bits selectable is 1 or 1½
- Software selectable parity (on/off) and sense (odd/even)
- The interface character buffer permits faster data transfers to and from the CPU than the transfer rate between the interface and a peripherial device.
- On-board programmable character memory permits the interface to recognize up to 256 special characters
- Interrupt flags which indicate buffer full, half-full, empty, and buffer overrun; break, and special character received
- A built-in monitor for the RS-232-C input allows the HP 12966A to generate an interrupt on a change of state caused by a peripheral device.
- User accessible buffer-contents counter

#### 1-2. KIT CONTENTS

#### 1-3. STANDARD VERSION

The standard kit, listed below, provides a connection to an HP 2600 or HP 2615 terminal.

- A. BACI Printed Circuit Assembly (PCA), part no. 12966-60013.
- B. Interconnecting Cable Assembly 12966-60004, 15.2 meters (50 feet) long.
- C. Test Connector, part no. 12966-60003.
- D. This reference manual, part no. 12966-90001.

#### 1-4. Option 001 (Direct Cable to HP 264X Series Terminal)

Replaces the standard cable with interconnecting cable 12966-60008, 15.2 meters (50 feet) long. This cable connects HP 264X, 2631A, or 2635A Terminals to the BACI.

#### 1-5. Option 002 (Modem Cable)

Replaces the standard cable with interconnecting cable 12966-60006, 15.2 meters (50 feet) long. This cable is terminated with a 25-pin male connector compatible with Data Communications Equipment (DCE) such as type 103 and 202 data sets.

#### 1-6. Option 003 (Direct Cable to HP 2749B)

Replaces the standard cable with interconnecting cable 12966-60007, 7.5 meters (25 feet) long, for the HP 2749B Teleprinter.

#### 1-7. Option 004 (direct Cables to HP 7221A with HP 264X)

Replaces the standard cable with two cables. Cable 12966-60011, 15.2 meters (50 feet) long, interfaces the BACI with the HP 7221A plotter. Cable 12966-60012, 1.5 meters (5 feet) long, interconnects the plotter with an HP 264X terminal. The data stream is passed through the plotter to the terminal.

#### 1-8. Option 005 (Direct Cable to HP 2621A)

Replaces the standard cable with interconnecting cable 12966-60010, 15.2 meters (50 feet) long, for HP terminals requiring a 50-pin termination (such as the HP 2621A).

#### 1-9. Option 006 (Delete cable)

Deletes the standard cable (12966-60004) from the standard kit.

#### 1-10. Option 105 (RFI compatible cable for HP 2621A)

Replaces the standard cable with interconnecting cable 12966-60014, 5 meters (17 feet) long, for HP terminals requiring a cable terminated with a 50-pin male connector, such as the HP 2621A. This cable contains jumpers which force operation at 9600 band. RFI (Radio-Frequency Interference) certification was obtained with the jumpers in place.

#### 1-11. Option 106 (RFI compatible cable for HP 2621B, DTE)

Replaces the standard cable with interconnecting cable 12966-60015, 5 meters (17 feet) long, terminated with a 25-pin male connector for RS-232-C Data Terminal Equipment (DTE), such as the HP 2621B. This cable contains jumpers which force operation at 9600 baud. RFI certification was obtained with the jumpers in place.

#### 1-12. Option 107 (RFI compatible cable for 264X)

Replaces the standard cable with interconnecting cable 12966-60016, 5 meters (17 feet) long, for HP 264X terminals. This cable contains jumpers which force operation at 9600 baud. RFI certification was obtained with the jumpers in place.

#### 1-13. SYSTEM CONFIGURATION

The BACI printed circuit assembly occupies one I/O slot on the computer's backplane and uses one select code. One BACI is required for each communications channel. Two typical system configurations are shown in figure 1-1. The BACI is software driven. To transfer information either from the CPU to the BACI, or from the BACI to the CPU, requires Control, Status, and Data words. Sections II and III of this manual describe how such words are used.




Figure 1-1. System Configuration Block Diagram

#### 1-14. SPECIFICATIONS

See Table 1-1 for specifications.

#### Table 1-1. Specifications

#### **CHARACTERISTICS**

#### **SPECIFICATIONS**

Function:

Asynchronous device operating in half duplex mode that converts parallel data to serial data for transmission and converts received serial data to parallel data.

Compatibility:

Standard kit:

Used with HP 2600 or HP 2615 terminals.

Option 001:

Used with HP 264X terminals.

Option 002:

Used with HP currently-supported A.T.&T.(formerly Bell System) 103 and 202 type data sets.

Option 003:

Used with HP 2749B Teleprinter.

Option 004:

Used with HP 7221 plotter and HP 264X Terminal.

Option 005:

Used with HP 2621A terminals.

Option 006:

Used to delete cable from standard kit.

Option 105:

Used with HP 2621A terminals where RFI suppression is desirable.

Option 106:

Used with HP 2621B terminals where RFI suppression is desirable.

Option 107:

Used with HP 264X terminals where RFI suppression is desirable.

Interface Requirements:

Conforms to EIA Standard RS-232-C

#### Table 1-1. Specifications (continued)

#### **CHARACTERISTICS**

#### **SPECIFICATIONS**

Data Transfer Rate to/from

Data Set (MODEM):

Adjustable with program selection or hardware jumpers to discrete rates between 50 and 9600 baud. The rates are:

 50
 134.5
 600
 1800
 4800

 75
 150
 900
 2400
 7200

 110
 300
 1200
 3600
 9600

An external X16 clock line can also be selected by your

program or by hardware jumpers.

Character size

(Input/Output of Computer):

Five to eight bits, selectable by software

Stop Bits: Software selectable, 1 or 2 bits for six, seven, or eight bit

characters; one or one-and-one-half stop bits when using 5

bit characters.

Parity: Software selection of parity (on/off) and its sense

(odd/even).

Character Buffering: 128 X 8-bit buffer

Special Characters: 256 character Special Character Memory. A user program

must define Special Characters.

Interrupt Flags: Flag on:

Buffer full Buffer half-full Buffer empty

Special Character Received Buffer Overrun/Parity Error Break condition occurred

Device status line change detected (if enabled by user program). Lines that may be checked are CB, CC, CE, CF, SBB,

or SCF.

Power Requirements

+5 volt supply:

1.45A nominal, 3A maximum

+12 volt supply:

14 mA nominal

-2 volt supply:

44 mA nominal, 100mA maximum

-12 volt supply:

62 mA nominal

Table 4-9. Interface Cable (HP 2621A Term.) RFI rated, P/N 12966-60014, Wire List

HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
1 1 JOINI ENG	A B	Signal Ground (EIA) F	48	BLK	AB	Common
	CDEFHJKLMNP	CA Inhibit Transmit Data (EIA) Request to Send (EIA) Data Terminal Ready (EIA) Ext Freq F/4 F/8 F/16 F/2 P/Ext BSBA	42	RED	BA CA CD	Intfc
	PRSTUVWXYZABB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 6 17 8 9 21 22 23 24	Ext Clock Received Data (EIA) Secondary Line Sig Det (EIA) (spare) (EIA) Secondary Receive Data (EIA) BSCA Clear to Send (EIA) Data Set Ready (EIA) Ring Indicator (EIA) Receive Line Sig Det (EIA) Signal Ground Signal Ground CCNT 7 SXX (Secondary Chan) (EIA) BSCF SIN Xmit Data In TTY OUT +5 volts TTY IN +12 volts UCLK0 CLKP2 CLKP1 CLKP0 CLKP3 Recd Data Out BSBB DIAG Spare Run Disable BSXX UCLK -12 volts Signal Ground	12	WHT	BB SCF SBB CB CC CE CF SBA/SCA	Device

Table 4-10. Interface Cable (HP 2621B Term.) RFI rated, P/N 12966-60015, Wire List

P1 JUMPERS PIN (SEE NOTE) P	P2 COLOR 7 BLK	RS-232-C CIRCUIT	SIGNAL
B F	7 DIV		SOURCE
D Transmit Data (EIA) Request to Send (EIA) Data Terminal Ready (EIA) Ext Freq J F/4 K F/8 L F/16 M F/2 N P/Ext P BSBA R Ext Clock S Received Data (EIA) T Secondary Line Sig Det (EIA) U (spare) (EIA) V Secondary Receive Data (EIA) BSCA	3 BRN RED 2 WHT 4 BLU	BB SCF SBB CC CE CF SBA/SCA	Common Intfc Intfc Intfc Intfc Intfc

Table 4-11. Interface Cable (HP 264X Term.) RFI rated, P/N 12966-60015, Wire List

HOOD CONNECTOR P1 JUMPERS	(PCA) P1 PIN	SIGNAL NAME (SEE NOTE)	(DEVICE) P2 PIN	WIRE COLOR	RS-232-C CIRCUIT	SIGNAL SOURCE
•	Α	Signal Ground (EIA)	Н	BLK	AB	Common
	B C	F CA Inhibit				
	D	Transmit Data (EIA)	С	BRN	ВА	Intfc
	Е	Request to Send (EIA)	_		CA	
	F	Data Terminal Ready (EIA)			CD	
	H J	Ext Freq F/4				
	K	F/8				
	L	F/16				
	M N	F/2 P/Ext				
	P	BSBA				
	R	Ext Clock				
	S	Received Data (EIA)	В	WHT	BB	Device
	T U	Secondary Line Sig Det (EIA) (spare) (EIA)			SCF	
	V	Secondary Receive Data (EIA)			SBB	
->	W	BSCA				
<del>    -</del>	X	Clear to Send (EIA)			CB CC	
•   •	Y Z	Data Set Ready (EIA) Ring Indicator (EIA)	D	RED	CE	Device
	ĀĀ	Receive Line Sig Det (EIA)	_		CF	1
	BB	Signal Ground				
	1	Signal Ground				
	2 3	CCNT 7 SXX (Secondary Chan) (EIA)	E,J	GRN	SBA/SCA	Intfc
	4	BSCF	_,-		· ·	ļ.
	5	SIN			1	
	6 7	Xmit Data In TTY OUT				İ
	8	+5 volts				
	9	TTYIN				
	10	+12 volts				
	11 12	UCLK0 CLKP2				
	13	CLKP1				
<b>♦</b>	14	CLKP0		1		
<u> </u>	15 10	CLKP3				
	16 17	Recd Data Out BSBB				
	18	DIAG				
	19	Spare				
	20	Run Disable				
	21 22	BSXX UCLK				
	23	-12 volts				
	24	Signal Ground				
		1	1	1		1

Note: Signals identified by "(EIA)" after the signal name operate at signal levels specified by EIA Standard RS232C (i.e., OFF < -3V, ON > +3V). All other signals operate at TTL logic levels (i.e., approximately, OFF < +1V, ON > +1.5V).

## **DIAGRAMS**

SECTION

### 5-1. INTRODUCTION

This section provides the component location, block, schematic and timing diagrams to aid in verifying the operational status of the hardware. This assembly is not field repairable, if a hardware problem exists, call the nearest Hewlett-Packard Sales and Service Office to arrange for a board exchange.





Figure 5-1. HP 12966A Buffered Asynchronous Data Communications Interface Assembly Diagram







Figure 5-3. HP12966A Schematic Diagram
Sheet 1 of 3
Update 2
5-5/5-6







Figure 5-3. HP12966A Schematic Diagram






Figure 5-3. HP12966A Schematic Diagram
Sheet 3 of 3
Update 2
5-9/5-10

# REPLACEABLE PARTS

SECTION

#### 6-1. INTRODUCTION

This chapter contains information for ordering replaceable parts for the HP 12966A assembly. Table 6-1 gives a list of replaceable parts, while table 6-2 cross references the names and address of manufacturers indexed by code number in table 6-1.

## 6-2. REPLACEABLE PARTS

Table 6-1 contains a list of replaceable parts in reference designation order. The following information is listed for each part:

- 1. Reference designation of the part.
- 2. The Hewlett-Packard part number.
- 3. Part number check digit (CD).
- 4. Total quantity.
- 5. Description of the part.
- 6. A five-digit manufacturer's code number of a typical manufacturer of the part. Refer to table 6-2 for a cross reference of manufacturers.
- 7. The manufacturer's part number.

#### 6-3. ORDERING INFORMATION

To order replacement parts or to obtain information on parts, address the order or inquiry to the local Hewlett-Packard Sales and Service Office (Sales and Service Offices are listed at the back of this manual).

To order a part, quote the Hewlett-Packard part number (with the check digit), and indicate the quantity required. The check digit will insure accurate and timely processing of your order.

Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12966-60013	9	1	12966 PCA	28488	12966~60013
C1 E2 C3 C4 C5	0160-4832 0160-4830 0(60-4832 0160-4832 0160-4832	4 2 4 4 4	33	CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .2200PF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	016.0 4825 0160 4830 0160 4835 0160 4835 0160 4832
(n) (c) (c) (c) (d) (d) (d) (d) (d) (e) (e) (e) (e) (e) (e) (e) (e) (e) (e	0160-4032 0160-4832 0168-4832 0160-4847 0168-4047	4 4 4 1 1	4	CAPACITOR-FXD .010F +-10% 100VDC CFR CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CFR CAPACITOR-FXD 100VDF +-10% 100VDC CFR CAPACITOR-FXD 1000PF +-10% 100VDC CFR CAPACITOR-FXD 1000PF +-10% 100VDC CFR	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4032 0160-4047 8160-4047
813 C14 C15 C16 C17	8160-4832 8160-4847 0160-4847 0160-4832 8180-0374	4 1 1 4 3	1	CAPACITOR-FXD .01UF +:-10% 100VDC CER CAPACITOR-FXD 1000PF +:-10% 100VDC CER CAPACITOR-FXD 1000PF +:-10% 100VDC CER CAPACITOR-FXD .01UF +:-10% 100VDC CER CAPACITOR-FXD .10UF+-10% 20VDC TA	28480 28480 28480 28480 56289	0168-4932 0160-4847 0160-4847 0160-4847 1500106X9020R2
019 020 021 022 023 023	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .011)F +-10% 100VDC CER CAPACITOR FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160 - 4832 0160 - 4832 0160 - 4832 0160 - 4832 0160 - 4832
E24 C25 C26 C29 C29	0160-4008 0160-4832 0160-4808 0160-4032 0160-4832	4 4 4 4 4	5	CAPACITOR-FXD 470PF +-5% 100VDC CFR CAPACITOR FXD .01UF + 10% 100VDC CFR CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28400 28480 28480 28480 28400	0160-4808 0160-4832 0160-4808 0160-4808 0160-4832
627 630 631 632 633	0180 0197 8160-4832 0160-4032 0160-4932 0160-4832	0 4 4 4 4	4	CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF + 10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	56289 28400 28400 28400 28480 28480	1500225X9020A2 0160-4032 0160-4032 0160-4832 0160-4632
C34 C35 C36 C37 C37	0160-4032 0160-4032 0160-4032 0180-0197 0160-4788	4 4 4 8 9	1	CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .20FF-10% 20VDC TA CAPACITOR-FXD .20FF-10% 20VDC CER 0+30	29480 28480 28480 56289 28480	0160~4832 0160~4032 0160~4032 1500225X9020A2 0160~4708
C40 C41 C42 C43 C44	0160-4032 0160-4032	8 4 4 4		CAPACITOR FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	56289 56289 28400 28480 28480	150D225X9020A2 150D225X9020A2 0160 -4832 0160 -4832 0160-4832
ሆ45 046 647 648 649	0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28400 28480 28480	0160-4832 8160-4832 0160-4832 0160-4832 0160-4832
C50	0160-4832	4		CAPACITER-FXD .01UF +-10% 100VDC CER	28480	0160-4832
CR2 CR3 CR4 CR5 CR8	1901-0029 1901-0029 1901-0029	6 6 6 6	<b>4</b> 2	DIODE-PWR RECT 600V 750MA DO-29 DIODE-PWR RECT 600V 750MA DO 27 DIODE-PWR RECT 600V 750MA DO-29 DIODE-PWR RECT 600V 750MA DO-29 DIODE-SWITCHING 30V 50MA 2NG DO-35	20400 28480 20480 28480 28480	1901-0029 1901-0029 1901-0029 1901-0029 1901-0040
r.R9		1		DIODE-SWITCHING 30V 50MA 2NS D8-35	20480	1901-0040
0.3		5	1	TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	83508	2N4401
R4 R5 R6 R13 R14	0757-0280 0757-0280	3 9 3 3 2	1 2 8 5	RESISTOR 5.11K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 NETWORK RES 10 SIP1.5K OHM X 9	24546 24546 24546 24546 81121	C4-1/8-T0-5111-F C4-1/8-T0-1002-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F 2104152
R17 R18 R19 R20 R21	9757-0280 1010-0276	2 3 2 2 2 2		NETWORK-RES 10-SIP1.5K OHM X 9 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 NETWORK-RES 10-SIP1.5K OHM X 9 NETWORK-RES 10-SIP1.5K OHM X 9	01121 24546 24546 01121 01121	210A152 C4-1/B-T0-1001-F C4-1/B-T0-1001-F 210A152 210A152
R25 R27 R28 R30 R31	19100276 07570280 06983150	3 2 3 6 6	2 5	NETWORK-RES 10-SIP2.2K OHM X 9 NETWORK-RES 10-SIP1.5K OHM X 9 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 2.37K 1% .125W F TC=0+-100 RESISTOR 2.37K 1% .125W F TC=0+-100	01121 01121 24546 24546 24546	210A222 210A152 C4-1ZB-T0-1001I-F C4-1ZB-T0-237I-F C4-1ZB-T0-237I-F
₹32 ₹33 ₹3.4 ₹3.5 ₹3.6	0757-0280 0698-3150	3 7 3 6 3	1	RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 1% .125W F TC=0+-100 RESISTOR 2 .37K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-TN-1001-F C4-1/8-T0-511R-F C4-1/8-T0-1001-F C4-1/8-T0-2371-F C4-1/8-T0-3001-F

See introduction to this section for ordering information \*Indicates factory selected value

Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R37 R38 R39 R48 R41	0698-3150 0757-0401 0757-0442 0698-3150 1810-0277	60963	1	RESISTOR 2.37K 1%.125W F TC=0+-100 RESISTOR 100 1%.125W F TC=0+-100 RESISTOR 10K 1%.125W F TC=0+-100 RESISTOR 2.37K 1%.125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9	24546 24546 24546 24546 81121	C4-1/8-T0-2371-F C4-1/8-T0-101-F C4-1/8-T0-1002-F C4-1/8-T8-2371-F 210A222
012 013 014 015 016	1820-8282 1820-1053 1828-1112 1820-1202 1828-1080	1 6 8 7 9	2 1 7 4 11	IC GATE TIL EXCL-OR QUAD 2-INP IC SCHMITT-TRIG TIL INN HEX IC FF TIL LS D-TYPE POS-EDGE-TRIG IC GATE TIL LS NAND TPL 3-INP IC DRVR TIL LINE DRVR DUAL 6-INP	01225 01295 81295 01295 01295	SN7486N SN7414N SN74LS74AN SN74LS16N SN75121N SELECTED
017 021 022 023 024	1820-1080 1813-0129 1820-1197 1820-1197 1820-1199	9 0 9 9	1 7 4	IC DRVR TTL LINE DRVR DUAL 6-INP IC OSC HYBRID IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP IC INV TTL LS HEX 1-INP	01295 34344 01295 01295 01295	SN75121N SELECTED SP62358 SN74LSOON SN74LSOON SN74LSOON
025 026 027 031 032	1820-0683 1820-0683 1820-1197 1820-0515 1820-1202	4 4 9 3 7	1	IC INVITLS HEX 1-INP IC INVITLS HEX 1-INP IC GATE ITL LS NAND QUAD 2-INP IC MV TIL MONOSTBL RETRIG/RESET DUAL IC GATE ITL LS NAND TPL 3-INP	01295 01295 01295 01295 04713 01295	SN74504N SN74L504N SN74L500N MCG6012P SN74L510N
U33 U34 U35 U36 U37	1820-0054 1820-1197 1820-1202 1820-1201 1820-1197	5 9 7 6 9	1	IC GATE TTL NAND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL LS NAND TPL 3-INP IC GATE TTL LS AND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN7400N SN74LS00N SN74LS10N SN74LS88N SN74LS88N
U41 U42 U43 U44 U45	1028-0509 1820-1080 1820-1206 1820-1144 1020-1112	5 9 1 6 0	1 1 1	IC DRVR DTL LINE DRVR QUAD IC DRVR TTL LINE DRVR DUAL 6-INP IC GATE TTL LS NOR TPL 3-INP IC GATE TTL LS NOR QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG	04713 01295 01295 01295 01295	MC1488L SN75121N SELECTED SN74LS27N SN74LS02N SN74LS02N
U46 U47 U51 U52 U53	1820-1204 1820-1440 1820-0716 1820-1264 1820-1116	9 5 6 1 2	1 1 2 1 1	IC GATE TTL LS NAND DUAL 4-INP IC LCH TTL LS QUAD IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG IC FF TTL J-K BAR POS-EDGE-TRIG	01295 01295 01295 01295 01295	SN74L520N SN74L5279N SN74161N SN74293N SN74109N
U54 U55 U56 U57 U61	1820-1197 1820-1196 1820-0683 1820-1184 1820-1348	98442	5 1 1	IC GATE TTL LS NAND QUAD 2-1NP IC FF TTL LS D-TYP PDS-ED-TRIG COM IG COM IC INV TTL S HEX 1-1NP IC BER TTL NOR QUAD 2-1NP IC GEN PMOS	01295 01295 01295 01295 01295 27014	SN74LS00N SN74LS174N SN74S04N SN74S8M MM5307N
U62 U63 U64 U65 U66	1820-0574 1020-1196 1820-1197 1820-1196 1820-0269	4 8 9 8 4	1	IC RGTR TTL D-TYPE 4-BIT IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74173N SN74LS174N SN74LS00N SN74LS174N SN7403N
U67 U71 U72 U73 U74	1820-0833 1820-0990 1820-1112 1820-1112 1820-1112	8 8	t 2	IC LCH TTL COM CLEAR 8-BIT IC RCVR DTL NAND LINE QUAD IC FF TTL LS D-TYPE POS-EDGE-TRIG	07263 01295 01295 01295 01295	9334PC SN75189AJ SN74LS74AN SN74LS74AN SN74LS74AN
U75 U76 U77 U81 U82	1820-1196 1820-0282 1820-1196 1820-0716 1820-0683	8 1 8 6 4		IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL EXCL-OR QUAD 2-INP IC FF TTL LS D-TYPE POS-EDUE-TRIG COM IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC INV TTL S HEX 1-INP	01295 01295 01295 01295 01295	SN74LS174N SN7486N SN74LS174N SN74L61N SN74504N
U83 U84 U95 U86 U87	1820-0688 1820-1112 1828-1278 1820-1080 1820-1080	2 8 7 9 9	1 2	IC GATE TTL NOR DUAL 4-INP IC: FF TIL LS D-TYPE POS-EDGE-TRIG IC CNTR TIL LS BIN IP/DOWN SYNCHRO IC DRVR TIL LINE DRVR DUAL 6-INP IC DRVR TIL LINE DRVR DUAL 6-INP	01295 01295 01295 01295 01295	SN7425N SN74LS74AN SN74LS191N SN75121N SCLECTED SN75121N SELECTED
U91 U92 U93 U24 U95	1828-0990 1810-0167 1820-1112 1820-0715 1820-1278	8 0 8 5 7	4	IC ROVE DTL NAND LINE QUAD IC PMOS 256-BIT STAT RAM 550 NS IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL H 3-K NEG-EDGE-TRIG IC CNTR TTL LS BIN UP/DOWN SYNCHRO	01295 28480 01295 81295 01295	SN75189AJ 1818-0169 SN74LS74AN SN74H106N SN74LS191N
026 037 0181 0102 0183	1820-1080 1820-1088 1818-0169 1818-0169 1828-1470	9 8 1	2	IC DRVR TTL LINE DRVR DUAL 6-INP IC DRVR TTL LINE DRVR DUAL 6-INP IC PMOS 256-BIT STAT RAM 550-NS IC PMOS 256-BIT STAT RAM 550-NS IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD	01275 01295 28480 28480 01295	SN75121N SELECTED SN75121N SELECTED 1018-0169 1818-0169 SN74LS157N
U1 04 U1 05 U1 06 U1 07 U1 11	1820-1470 1816-0702 1820-1080 1820-1080 1818-0169	1 3 9 9	1	IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD TC TTL LS 256-BIT STAT RAM 35-NS 3-S IC DRVR TTL LINE DRVR DUAL 6-INP IC DRVR TTL LINE DRVR DUAL 6-INP IC PMOS 256-BIT STAT RAM 550-NS	01295 28480 81295 81295 28488	SN74LS157N 1816-0902 SN75121N SCLECTED SN75121N SCLECTED 1818-0169

PART NUMBER 9320-3991

See introduction to this section for ordering information \*Indicates factory selected value

Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
0117 0114 0116 0117	1480-0116 0811-3587 5040-6001 5040-6065 12966-80013 ET13432 ET13343	8 3 4 0 1 8 0	2 1 1 1 1 1	PIN-GRV .062-IN-DIA .25-INLG 5TL 0 DHM RESISTOR (JUMPER) EXTRACTOR-PC EXTRACTOR-RED PC BOARD  UNIV FIXTURE BED OF NAILS	28480 28480 28480 28480 28480 28480 28480	1480-0116 0811-3587 5040-6001

See introduction to this section for ordering information \*Indicates factory selected value

Table 6-2. Manufacturer's Code List

MFR NO.	MANUFACTUER NAME	ADDRESS	ADDRESS		
01121	ALLEN-BRADLEY CO	MILWAUKEE	WI	53204	
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS	TX	75222	
03508	GE CO SEMICONDUCTOR PROD DEPT	AUBURN	NY	13201	
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX	ΑZ	85008	
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW	CA	94042	
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD	PA	16701	
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA	CA	95051	
28480	HEWLETT-PACKARD CO CORP HQ	PALO ALTO	CA	94304	
52840	WESTERN DIGITAL CORP	NEWPORT BEACH	CA		
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS	MA	1	



Manual Part No: 12966-90001 Printed in U.S.A. July 1982